- Lecture 1.
Introduction, class information, grading. What are Embedded Systems. First
Homework Assignment.
- Lecture 2.
From Combinational Circuits to State Machines to FSMD Processor. Second
Homework Assignment.
SECOND AND THIRD WEEKS OF CLASS.
REVIEW AND PROJECTS.
SCHEDULING DFG.
MANDATORY LECTURES
The software for Cellular Automata Simulation can be found here http://www.mirekw.com/ca/ and here http://cafaq.com/soft/index.php
AUXILIARY
MATERIAL FOR PROJECTS
PROJECT
NUMBER 1.
PROJECT "SPECTRAL"
Spectral
Transforms for Object Recognition with Rotation, Scaling, and Translation.
Vamsi Srinivas Parasa - leader.
Omar Joshi - Lead HDL programmer.
Seudheer Ghoshi - FPGA
expert.
These below are examples of previous projects. They may be useful for Spectral,
Orion and CUDA projects1
- Student work
from previous year. SEBASTIAN SCHUEPPEL. Image Processing. Fast Fourier
and Matching.
- Student work
from previous year. Fast Fourier and Matching. From Satya Nekkalapu
- Student work from
previous year. SEBASTIAN SCHUEPPEL. Fast Fourier and Matching.
- Information
about boards.
- ADD FINAL REPORTS FROM SEBASTIAN.
- MAKE LINK TO FFT LECTURES.
-------------------------------------------------------------------------
PROJECT NUMBER
2. PROJECT "FRACTAL"
Fractal Images Based on Higher Order Algebras.
Scott Blakely.
Vishwanath Kusugal.
Tobias Oerstein.
- report from Jessie Armagost. 2007.
- Full
data from Jessie Armagost. ZIPPED. 2007.
- Find about octonions and quaternions.
- Find about Clifford algebras.
- Graphics11-3DObjectRepresentations2.pptx
-------------------------------------------------------------------------
PROJECT NUMBER
3. PROJECT "CUDA"
GPU
and CUDA
Scott Storms,
Sagar Raj,
one out of class,
one more from class Vijy.
-------------------------------------------------------------------------
PROJECT NUMBER
4. PROJECT "ORION"
Constraints Satisfaction problem interface to Adiabatic
Quantum Conmputer.
Dmitriy Labunsky.
Boshra Samy.
Yasuda.
-------------------------------------------------------------------------
PROJECT NUMBER
5. PROJECT "REVERSIBLE"
Testing Reversible Circuits.
Carlos Nieva.
-------------------------------------------------------------------------
PROJECT NUMBER
6. PROJECT "SENSORS"
LEGO NXT/TETRIX ROBOT WITH MANY SENSORS.
Quincy Chiu.
-------------------------------------------------------------------------
PROJECT NUMBER
7. PROJECT "DANCING"
Emotion Learning and Mimicking Robot.
Mathias Sunardi.
Dancing and fighting humanoid robot KHR-1 is used in this project.
-------------------------------------------------------------------------
PROJECT NUMBER
8. PROJECT "HAND"
Realistic Hand Motion Generation for a Humanoid
Robot.
Aditya Bhutada.
-------------------------------------------------------------------------
WEEK
FOUR OF THE CLASS. FALL 2008. FPGAS
AND CAD SOFTWARE FOR THEM.
MANDATORY LECTURES
CHAPTER
2.
BASIC COMBINATORIAL PROBLEMS
Read chapters 1, 2 and 7 of the De Micheli texbook.
CHAPTER
3.
BASIC CONSTRAINT SATISFACTION PROBLEMS AND PROGRAMMING.
HOMEWORK ONE
- 3.1. Homework 1. Instruction
what to do. PPT Format.
- 3.2. Dongsoo Lee - Maximum
Cliques in the graph
- 3.3. Donghyun Kim - Maximum
Cliques in the graph using Kerbosh method
- 3.4. Ahn, Ki-yong,
A graph coloring algorithm in Chapter 2.4.3 of
text book. (Page 62 ALGORITHM 2.4.6)
- 3.5. Hyungock Kim - Graph
Coloring in Java
- 3.6. Seon Pil
Kim - Shortest and Longest Path in a Directed Graph.
- 3.7. Hwangbo Woong - Vertex covering
- 3.8. HeeJun Shim Unix C
program
CHAPTER
4.
COMBINATORIAL PROBLEMS AND DATA STRUCTURES IN LOGIC SYNTHESIS
- Lecture 4.1.
Combinatorial Problems and Branch and Bound from De Micheli.
PDF Format. The essence of Branch and Bound and Backtracking. Bounding
functions. Unate and Binate cover.
- Lecture
4.2. Boolean Algebra. PDF Format. Set theory
and notation. Sets, Cartesian Products and Relations. Functions. Posets and Hasse Diagrams.
Lattices. Boolean Algebras. Boolean Functions. Cofactors. Boole/Shannon
Expansion Theorem. Minterm Canonical Forms.
Boolean Difference. Don't cares.
- Lecture
4.3. Introduction to Multiple-Valued Logic and Its Applications. PDF
Format. Multi-valued signals. Why is multiple-valued logic important. History. Post Literals. Min and Max gates.
Maps for multiple-valued logic and their use in synthesis. Expressions
versus maps. Decision Trees and Diagrams.
- Lecture 4.4. Review of
graph coloring, set covering, cliques and decomposition. Part 1. This
review includes more examples, some new algorithms, new applications,
industrial importance and some additional discussion. PDF Format.
- Lecture 4.5. Review of
graph coloring, set covering, cliques and decomposition. Part 2. PDF
Format. Functional Decomposition as a general problem-solving idea.
Decomposition of multiple-valued relations.
- Lecture 4.6. Review of
graph coloring, set covering, cliques and decomposition. Part 3. PDF
Format. Decomposition of functions and relations based on graph
coloring.
- Lecture 4.7. Symmetry of
Boolean Functions and Decision Diagrams. Part 1. PDF Format. Lattice
Diagrams. Switching structures. Recognizing symmetry. Generalized
symmetries.
- Lecture 4.8. Symmetry of
Boolean Functions and Decision Diagrams. Part 2. PDF Format. Networks
of multiplexers. Shannon Lattices. Types of Decision Diagrams. Graphic
methods to create Shannon and Davio lattices.
Joining operations on maps and expressions.
- Lecture 4.9.
Decomposition of Multi-valued relations and its application in data
mining. Part 1. PDF Format. The machine learning problem. Data Mining.
Logic formulation of learning. Various reductions of decomposition
problems to basic combinational problems. Decomposition of multiple-valued
relations. Generalizations of Ashenhurst-Curtis
Model. Applications of decomposition in VLSI, FPGA and Data Mining.
- Lecture 4.10.
Decomposition of Multi-valued relations and its application in data
mining. Part 2. PDF Format. Benchmarking and applications of
decomposition.
CHAPTER
5.
HOMEWORK TWO
REMOVED AS DIFFERENT HOMEWORKS ARE ASSIGNED FOR THIS PART EVERY YEAR.
CHAPTER
6.
MIDTERM EXAMINATION
CHAPTER
7.
PROJECT
REMOVED AS NEW PROJECTS ARE DIFFERENT.
CHAPTER
8.
MODELING AND ARCHITECTURE
The material for this part is included in chapters 3 and 4 of the De Micheli texbook.
- Lecture 8.1. Modeling Circuit
Modeling, Hardware Description Languages - examples. Structural and
behavioral views. Silage and Data Flow Graphs. VHLD and Verilog. Simple retiming and transformations on design
data. Data Flow examples. Hierarchies. Estimation of costs.
- Lecture 8.2.
Architectural issues and tools Synthesis. Trade-offs. Pareto Points.
Architectural Level synthesis. Design procedures. Compilation transformations.
Constraints and resources. Hardware Modeling. Binding. Design trade-offs.
- Lecture
8.3. Control Data Flow Graphs and FSMs. PDF Format. Place of Finite
State Machines in Design methodologies. Examples. Specification of FSMs.
Mealy. Moore. Non-deterministic. Probabilistic. Reductions. Equivalence
and Minimization. Decomposition. Composition.
- Lecture 8.4. Data
Flow Graph and Scheduling. PDF Format. The concept of Data Flow Graph.
Examples. Transformations. Allocation. Scheduling and Mapping concepts.
Constraints. Various algorithms that operate on CDFGs.
- Lecture 8.5. Petri Nets.
PDF Format. Petri Net examples. Uses of Petri Nets. Equivalence.
Parallelism. Verification. Reachability. Liveness. Persistence and other properties.
CHAPTER
9.
FINITE STATE MACHINES AND SEQUENTIAL CIRCUITS
A.9. REVIEW AND ADDITIONAL MATERIAL ABOUT FINITE STATE
MACHINES.
CHAPTER
10.
SCHEDULING, ALLOCATION AND HIGH LEVEL SYNTHESIS.
MANDATORY LECTURES AND READINGS.
Read chapters 5 and 6 of the De Micheli texbook.
A.10. REVIEW AND ADDITIONAL MATERIALS ABOUT SCHEDULING AND
ALLOCATION. HIGH-LEVEL SYNTHESIS AND RELATED ISSUES.
All material given here will not occur on the final. They are given here only
to illustrate better some of the concept and examples introduced in mandatory
lectures.
CHAPTER
11.
FINAL EXAM.