

CS 410/510 ⁰¹¹¹¹ ⁰¹¹¹¹ ⁰¹¹¹¹ Languages & Low-Level Programming

Mark P Jones Portland State University

Fall 2018

Week 8: seL4 - capabilities in practice

Copyright Notice

- These slides are distributed under the Creative Commons Attribution 3.0 License
- You are free:
 - to share—to copy, distribute and transmit the work
 - to remix—to adapt the work
- under the following conditions:
 - Attribution:You must attribute the work (but not in any way that suggests that the author endorses you or your use of the work) as follows: "Courtesy of Mark P. Jones, Portland State University"

The complete license text can be found at http://creativecommons.org/licenses/by/3.0/legalcode

Primary focus

- Review main features of the seL4 microkernel
 - With some implementation hints: not exactly what you'll find in the seL4 source code ... but representative
- Based on publicly distributed descriptions:
 - seL4 documentation and code from http://sel4.systems
 - Gernot Heiser's presentation on an "Introduction to seL4" [http://www.cse.unsw.edu.au/~cs9242/14/lectures/01-intro.pdf]
 - Dhamika Elkaduwe's PhD dissertation on "A Principled Approach to Kernel Memory Management" [https://ts.data61.csiro.au/publications/papers/Elkaduwe:phd.pdf]

seL4 from 30,000 feet

- A microkernel that uses capabilities throughout for access control and resource management
 - latest versions even use capabilities to manage allocation of CPU time and scheduling
- seL4 was designed with formal verification in mind, and intended to serve as a foundation for building secure systems
- Runs on ARM and IA32 platforms, among others; only the ARM version is formally verified at this time
- In practice, managing lots of capabilities by hand is painful:
 - seL4 programmers can take advantage of user-level libraries that simplify the task of working with capabilities


Kernel objects in seL4

- Types of kernel objects include:
 - Untyped memory
 - TCB objects for representing threads
 - Endpoint and Notification objects for IPC
 - Memory objects (PageDirectory, PageTable, Frame) for building address spaces
 - · CNode objects for building capability spaces
 - and more ...
- Capabilities are used to manage user-level access to all of these different types of object

System calls in seL4

- Conceptually, seL4 has an "object-oriented" API with just three system calls:
 - Send a message to an object (via a capability)
 - Wait for a message from an object (via a capability)
 - **Yield** (does not require an object/capability)
- For example:
 - send a message to an Endpoint object to communicate with another thread
 - $\ensuremath{\cdot}$ send a message to a TCB object to configure the thread
- In practice, there are other variants of Send/Wait to support combined send and receive, RPC, and other patterns


	• Thread Control Blocks (TCBs) in seL4
Threads ,	 Each TCB contains: A context (stores CPU register values for the thread) A pointer to the virtual address space (page directory) A pointer to the capability space (cspace) Scheduling parameters (priority, timeslice, etc.) A pointer to the IPC buffer (MRs) for the thread A capability to a fault handler endpoint for the thread Unlike L4: no <i>a priori</i> limit on the number of threads in an address space, no global thread ids,



	IPC and Endpoints	 How to support capability-based IPC? sender receiver How can interprocess communication (IPC) be controlled and protected using capabilities? One option would be to use capabilities to TCB objects These are useful for other purposes anyway (e.g., reading/modifying thread status, starting, suspending,) Could use send / receive permissions on TCB capabilities to determine which IPC actions are allowed But this is also inflexible: Single thread to single thread communication is limiting Lacks fine-grained control: if you can contact a thread for one purpose, you can contact it for any purpose
--	-------------------	--

IPC via endpoints

• Interprocess communication (IPC) in seL4 passes messages between threads using (capabilities to) an **endpoint** object:



- Allows flexible communication patterns
 - multiple senders and/or receivers on a single endpoint
 - multiple endpoints between communication partners
- Messages are transferred synchronously when both sender and receiver are ready ("rendez-vous")
- Multiple senders or receivers can be queued at each endpoint


IPC messages


- Each thread can have a region of memory in its address space that is designated as its "IPC buffer"
- The IPC buffer holds "Message Registers" (MRs)

	MR0	MRI	MR2	MR3	MR4	MR5	MR6	
r	nessage	e tag						

- Each thread can read or write values directly in its IPC buffer
- Each MR holds a single 32 bit word
- Some of the slots in the IPC buffer are reserved for sending or receiving capabilities via IPC

14






Asynchronous (non-blocking) IPC

- seL4 also supports (limited) asynchronous/non-blocking IPC via "notification objects" (aka "Asynchronous Endpoints/AEPs)
- How is this possible without an unbounded buffer to store all messages that have been sent but not yet received?
 - Each notification object holds a single data word
 - When you Send to a notification object:
 - you provide a single word of data that is ORed with the data in the notification
 - the sender can resume immediately
 - A receiver can:
 - Poll a notification to read the current data word
 - Wait on a notification, reading and clearing the data word when data becomes available


Notifications (asynchronous endpoints)

• A notification object (asynchronous endpoint) provides a place to collect a queue of threads that are waiting to receive



• No blocking on threads that send: the endpoint just collects the badge (b) and value (v) bits of any sender until a receiver collects them


20




Kernel objects	Kernel object size and alignment
The kernel deals with a range of different kernel objects:	• Every kernel object takes 2 ^s bytes for some s
 Platform independent: Untyped memory, TCBs, Endpoints (synchronous and asynchronous), CNodes, 	 All kernel objects must be size aligned: If the kernel object has size 2^s, then its address must be some number of the form 2^sn
 Architecture specific: Page table, Page directory, Page, Superpage IOPort range ASID (address space identifier) table IRQ Handler and Control objects 	 So every kernel address has a bit-level representation/layout of the form: pointer to object s objptr In practice, we can use the least significant bits to store additional information: pointer to object tag bits
23	24


Kernel object pointers	Kernel object sizes	
• The entries in each cspace table are object pointers		ize
 We can use the low order bits to encode the type of the object that is pointed to by the high order bits 	CNode 16 x 2 ⁿ b	es, $n \ge 2$ pytes, $n \ge 1$ bytes
• An empty slot can be represented by a null pointer	IA32 4K Frame (page) 4H	KB KB
 Different objects have different sizes; these can be integrated by using carefully designed bit-level encodings. Examples: 	IA32 Page Directory 4	MB KB KB
pointer to object tag bits		-
	 No variable size objects Reserve extra fields in data structures to 	avoid the need for
pointer to object tag bits	"dynamic" allocation • No room for metadata where can it b	be stored?
25		26


זר




Metadata for untyped memory	System calls for managing paging structures
• In early designs, there was no metadata for untyped memory	 Map a page in to an address space
UntypedCap untyped	<pre>seL4_IA32_Page_Map(pgcap, pdcap, vaddr, rights, attrs)</pre>
-	• Unmap a page from an address space how do we find the
• At some point, somebody realized that the metadata could be	seL4_IA32_Page_Unmap(pgcap) page directory where this mapping is stored?
used to store a next pointer	• Map a page table in to an address space
UntypedCap untyped objptr allocated	<pre>seL4_IA32_PageTable_Map(ptcap, pdcap, vaddr, attrs)</pre>
next	• Unmap a page table from an address space (and zero it out)
 Complication: we cannot have multiple capability objects pointing to the same untyped memory with different next pointers 	seL4_IA32_PageTable_Unmap(ptcap) ditto
	 User level code must map a page table into an address space before it can map a 4KB page
29	30










The metadata in spcap can be used to locate the appropriate page directory if the user subsequently unmaps spcap





Metadata summary


Object	Size	Metadata	
Untyped Memory	2 ⁿ bytes, n≥2	"next" pointer	
CNode	l6 x 2 ⁿ bytes, n≥ l	guard	
Endpoint	16 bytes	permissions, badge	
IRQ Handler	-	IRQ number	
Thread Control Block	IKB	permissions	
IA32 4K Frame (page)	4KB		
IA32 4M Frame	4MB	ASID and virtual address	
IA32 Page Directory	4KB	for where this object is mapped, if any	
IA32 Page Table	4KB	inapped, ir any	
IA32 ASID Table	-	lo and hi range	
IA32 Port	-	port number	


38

• A single word of metadata goes a long way ...












Derived Capabilities	 Derived capabilities In some situations, we might want to create derived versions of a capability with restricted permissions
47	48


Representing the capability derivation tree





- CDT nodes can have arbitrarily many children
- A conventional implementation would require:
 - unbounded storage per node
 - unbounded recursion (stack) to traverse all children












• The kernel can revoke the master reply capability, to remove the child, even if the receiver has moved it to a different slot


Application: allocating from untyped memory

• Retyping is a fundamental operation that user-level threads can use to repurpose an untyped memory area



- Kernel tracks use via the "capability derivation tree" (CDT)
- Cannot retype an untyped memory area if it is already in use (i.e., if it has children in the CDT)

58



Summary

- seL4 represents nearly two decades of experience and evolution in L4 microkernel development
- Fundamental abstractions: threads, address spaces, IPC, and physical memory
- Fine-grained access control via capabilities
- Novel approach to resource management
 - no dynamic memory allocation in the kernel; shifts responsibility to user level