

<sup>11001010</sup> CS 410/510

Languages & Low-Level Programming

Mark P Jones Portland State University

Fall 2018

Week 3: Segmentation, Protected Mode, Interrupts, and Exceptions


#### **Copyright Notice**

- These slides are distributed under the Creative Commons Attribution 3.0 License
- You are free:
  - to share—to copy, distribute and transmit the work
  - to remix—to adapt the work
- under the following conditions:
  - Attribution: You must attribute the work (but not in any way that suggests that the author endorses you or your use of the work) as follows: "Courtesy of Mark P. Jones, Portland State University"

The complete license text can be found at http://creativecommons.org/licenses/by/3.0/legalcode

# General theme for the next two weeks

• In a complex system ...



- Question: how can we protect individual programs from interference with themselves, or with one another, either directly or by subverting lower layers?
- General approach: leverage programmable hardware features!

#### **Diagrams and Code**

- There are a lot of diagrams on these slides
  - Many of these are taken directly from the "Intel® 64 and IA-32 Architectures Software Developer's Manual", particularly Volume 3
  - There is a link to the full pdf file in the Reference section
- There is also a lot of code on these slides
- Remember that you can study these more carefully later if you need to!


# Taking stock: Code samples ... so far

vram	video RAM simulation	vram.tar.gz
hello	boot and say hello on bare metal, via GRUB	hello.tar.gz
simpleio	a simple library for video RAM I/O	
bootinfo	display basic boot information from GRUB	> baremetal.tar.gz
mimg	memory image bootloader & make tool	
example-mimg	display basic boot information from mimgload	
example-gdt	basic demo using protected mode segments (via a Global Descriptor Table)	prot.tar.gz
example-idt	proc.tai.gz	

5

# Segmentation

(or: where do "seg faults" come from?)



#### How are segments chosen


• The default choice of segment register is determined by the specific kind of address that is being used:


			5
Reference Type	Register Used	Segment Used	Default Selection Rule
Instructions	CS	Code Segment	All instruction fetches.
Stack	SS	Stack Segment	All stack pushes and pops. Any memory reference which uses the ESP or EBP register as a base register.
Local Data	DS	Data Segment	All data references, except when relative to stack or string destination.
Destination Strings	ES	Data Segment pointed to with the ES register	Destination of string instructions.

9

#### Table 3-5. Default Segment Selection Rules


• If a different segment register is required, a single byte "segment prefix" can be attached to the start of the instruction






#### Variations on the theme


- Programs can have multiple code and data segments
  - Programmers could use a standard "memory model"
  - Or use custom approaches to suit a specific application
- The machine provides special "far call" and "far jump" instructions that change CS and EIP simultaneously, allowing control transfers between distinct code segments
- There are six segment registers, so programs can have up to 6 active segments at a time (and more by loading new values in to the segment registers)
- Segments do not have to be exactly 64KB
- If segments do not overlap, then a stack overflow will not corrupt the contents of other segments protection!





#### The current mode

- The current mode is saved in the two least significant bits of the CS register
- The value in CS can only be changed by a limited set of instructions (e.g., it cannot be the target of a movw), each of which performs a privilege check, if necessary, triggering a CPU exception if a violation occurs
- End result: user mode code cannot change its own privilege level to move out of Ring 3!







Figure 3-7. Segment Registers



# Achieving protection


- The global and local descriptor tables are created by the kernel and cannot be changed by user mode programs
- The CPU raises an exception if a user mode program attempts to access:
  - a segment index outside the bounds of the GDT or LDT
  - a segment that is not marked for user mode access
  - an address beyond the limit of the associated segment
- The kernel can associate a different LDT with each process, providing each process with a distinct set of segments


#### Segments and capabilities


- The GDT and LDT for a given user mode program determine precisely which regions of memory that program can access
- As such, these entries are an example of a **capability** mechanism
- The user mode program refers to segments by their index in one of these tables, but it has no access to the table itself:
  - It cannot, in general, determine which regions of physical memory they are accessing
  - It cannot "fake" access to other regions of memory
- The principle of least privilege: limit access to the minimal set of resources that are required to perform a task

#### What if we don't want to use segments?

- Segmentation cannot be disabled in protected mode
- But we can come pretty close by using segments with:
  - base address 0
  - length = 4GB








#### Initializing the GDT entries

```
initGDT:# Kernel code segment:
        gdtset name=KERN CS, slot=4, dpl=0, type=GDT CODE, \
                base=0, limit=0xffffff, gran=1
        # Kernel data segment:
        gdtset name=KERN_DS, slot=5, dpl=0, type=GDT_DATA, \
                base=0, limit=0xffffff, gran=1
        # User code segment
        gdtset name=USER_CS, slot=6, dpl=3, type=GDT_CODE, \
                base=0, limit=0xffffff, gran=1
        # User data segment
        gdtset name=USER DS, slot=7, dpl=3, type=GDT DATA, \
                base=0, limit=0xffffff, gran=1
        # TSS
               name=TSS, slot=3, dpl=0, type=GDT TSS32, \
        gdtset
                base=tss, limit=tss len-1, gran=0
```

<pre>ljmp \$KERN_CS, \$1f # load code segment mov \$KERN_DS, %ax # load data segments mov %ax, %ds mov %ax, %es mov %ax, %ss mov %ax, %gs mov %ax, %fs mov %TSS, %ax # load task register ltr %ax ret</pre>	<pre>mov \$KERN_DS, %ax  # load data segments mov %ax, %ds mov %ax, %es mov %ax, %ss mov %ax, %gs mov %ax, %fs mov %TSS, %ax  # load task register ltr %ax</pre>	mov\$KERN_DS, %ax# load data segmentsmov%ax, %ds# load data segmentsmov%ax, %es# load data segmentsmov%ax, %ss# load task registermov%ax, %fs# load task registerltr%ax%ax	mov\$KERN_DS, %ax# load data segmentsmov%ax, %dsmov%ax, %esmov%ax, %ssmov%ax, %gs		\$KERN_DS, %ax	
<pre>mov %ax, %ds mov %ax, %es mov %ax, %ss mov %ax, %gs mov %ax, %fs mov %TSS, %ax  # load task register ltr %ax</pre>	mov%ax, %dsmov%ax, %esmov%ax, %ssmov%ax, %gsmov%ax, %fsmov\$TSS, %ax# load task registerltr%ax	<pre>mov %ax, %ds mov %ax, %es mov %ax, %ss mov %ax, %gs mov %ax, %fs mov %TSS, %ax  # load task register ltr %ax</pre>	mov%ax, %dsmov%ax, %esmov%ax, %ssmov%ax, %gs	d data segments		mov
<pre>mov %ax, %es mov %ax, %ss mov %ax, %gs mov %ax, %fs mov \$TSS, %ax  # load task register ltr %ax</pre>	mov%ax, %esmov%ax, %ssmov%ax, %gsmov%ax, %fsmov\$TSS, %ax# load task registerltr%ax	<pre>mov %ax, %es mov %ax, %ss mov %ax, %gs mov %ax, %fs mov \$TSS, %ax  # load task register ltr %ax</pre>	mov%ax, %esmov%ax, %ssmov%ax, %gs		%ax, %dS	
<pre>mov %ax, %ss mov %ax, %gs mov %ax, %fs mov \$TSS, %ax  # load task register ltr %ax</pre>	mov%ax, %ssmov%ax, %gsmov%ax, %fsmov\$TSS, %ax# load task registerltr%ax	<pre>mov %ax, %ss mov %ax, %gs mov %ax, %fs mov \$TSS, %ax  # load task register ltr %ax</pre>	mov %ax, %ss mov %ax, %gs			
<pre>mov %ax, %gs mov %ax, %fs mov \$TSS, %ax  # load task register ltr %ax</pre>	mov%ax, %gsmov%ax, %fsmov\$TSS, %ax# load task registerltr%ax	<pre>mov %ax, %gs mov %ax, %fs mov \$TSS, %ax  # load task register ltr %ax</pre>	mov %ax, %gs			
<pre>mov %ax, %fs mov \$TSS, %ax  # load task register ltr %ax</pre>	<pre>mov %ax, %fs mov \$TSS, %ax  # load task register ltr %ax</pre>	<pre>mov %ax, %fs mov \$TSS, %ax  # load task register ltr %ax</pre>				
mov \$TSS, %ax # load task register ltr %ax	mov \$TSS, %ax # load task register ltr %ax	mov \$TSS, %ax # load task register ltr %ax			-	
ltr %ax	ltr %ax	ltr %ax				
				d task register		
ret	ret	ret	ltr %ax		%ax	ltr
			ret			ret

#### The Task State Segment



31		15	0
I/O Map Ba	ase Address	Reserved	T 100
	erved	LDT Segment Selector	96
	erved	GS	92
	erved	FS	88
	erved	DS	84
	erved	SS	80
Res	served	CS	76
Res	served	ES	72
	EC	1	68
	ES	1	64
	EB		60
	ES	P	56
	EB	X	52
	ED	X	48
	EC	x	44
	EA	X	40
	EFLA		36
	EI		32
	CR3 (P	•	28
Re	served	SS2	24
	ESI		20
Re	served	SS1	16
	ESI		12
Re	served	SS0	8
	ESI		4
Re	served	Previous Task Link	0

# Implementing the TSS

	.data		
tss:	.short	0, RESERVED	<pre># previous task link</pre>
esp0:	.long	0	# esp0
	.short	KERN_DS, RESERVED	# ss0
	.long	0	# esp1
	.short	0, RESERVED	# ss1
	.long	0	# esp2
	.short	0, RESERVED	# ss2
	.long	0, 0, 0	<pre># cr3 (pdbr), eip, eflags</pre>
	.long	0, 0, 0, 0, 0	<pre># eax, ecx, edx, ebx, esp</pre>
	.long	0, 0, 0	# ebp, esi, edi
	.short	0, RESERVED	# es
	.short	0, RESERVED	# cs
	.short	0, RESERVED	# ss
	.short	0, RESERVED	# ds
	.short	0, RESERVED	# fs
	.short	0, RESERVED	# gs
	.short	0, RESERVED	<pre># ldt segment selector</pre>
	.short	0	# T bit
	.short	1000	<pre># I/O bit map base address</pre>
	.set	tss_len,tss	

# Interrupts and exceptions

#### Exceptions

- What happens if the program you run on a conventional desktop computer attempts:
  - division by zero?
  - to use an invalid segment selector?
  - to reference memory beyond the limits of a segment?
  - etc...
- What happens when there is no operating system to catch you?


		Table 6-1. Protected-M	· · · · ·	-		
Vector No.	Mne- monic	Description	Туре	Error Code	Source	
0	#DE	Divide Error	Fault	No	DIV and IDIV instructions.	
1	#DB	RESERVED	Fault/ Trap	No	For Intel use only.	
2	-	NMI Interrupt	Interrupt	No	Nonmaskable external interrupt.	
3	#BP	Breakpoint	Тгар	No	INT 3 instruction.	
4	#OF	Overflow	Тгар	No	INTO instruction.	
5	#BR	BOUND Range Exceeded	Fault	No	BOUND instruction.	
6	#UD	Invalid Opcode (Undefined Opcode)	Fault	No	UD2 instruction or reserved opcod	de. <sup>1</sup>
7	#NM	Device Not Available (No Math Coprocessor)	Fault	No	Floating-point or WAIT/FWAIT inst	truction.
8	#DF	Double Fault	Abort	Yes (zero)	Any instruction that can generate exception, an NMI, or an INTR.	
9		Coprocessor Segment Overrun (reserved)	Fault	No	Floating-point instruction. <sup>2</sup>	corrected, restarting the program <i>at</i> the faulting
10	#TS	Invalid TSS	Fault	Yes	Task switch or TSS access.	
11	#NP	Segment Not Present	Fault	Yes	Loading segment registers or according segments.	<ul><li><b>Traps</b> allow execution to be</li></ul>
12	#SS	Stack-Segment Fault	Fault	Yes	Stack operations and SS register I	
13	#GP	General Protection	Fault	Yes	Any memory reference and other protection checks.	instruction
14	#PF	Page Fault	Fault	Yes	Any memory reference.	• Aborts do not allow a restart
15	-	(Intel reserved. Do not use.)		No		
16	#MF	x87 FPU Floating-Point Error (Math Fault)	Fault	No	x87 FPU floating-point or WAIT/F instruction.	WAIT
17	#AC	Alignment Check	Fault	Yes (Zero)	Any data reference in memory. <sup>3</sup>	
18	#MC	Machine Check	Abort	No	Error codes (if any) and source are dependent. <sup>4</sup>	e model
19	#XM	SIMD Floating-Point Exception	Fault	No	SSE/SSE2/SSE3 floating-point instructions <sup>5</sup>	
20	#VE	Virtualization Exception	Fault	No	EPT violations <sup>6</sup>	
21-31	-	Intel reserved. Do not use.				
32-255	-	User Defined (Non-reserved) Interrupts	Interrupt		External interrupt or INT <i>n</i> instruc	ction.


#### Hardware and software interrupts

- **Hardware**: devices often generate interrupt signals to inform the kernel that a certain event has occurred:
  - a timer has fired
  - a key has been pressed
  - a buffer of data has been transferred
  - ...
- **Software**: User programs often request services from an underlying operating system:
  - read data from a file
  - terminate this program
  - send a message


• ....


• These can all be handled in the same way ...







\$\seg, %ax # eax = ? # seg mov \$<mark>16,</mark> %eax shl # eax = seg #0 movl \$\handler, %edx # edx = hhi # hlo %dx, %ax # eax = seg # hlo mov \$(0x8e00 | (\dpl<<13) | \type), %dx</pre> mov movl %eax, idt + ( 8\*\slot) %edx, idt + (4 + 8\*\slot) movl .endm















Vector No.	Mne- monic	Description	Туре	Error Code	Source		
0	#DE	Divide Error	Fault	No	DIV and IDIV instructions.		
1	#DB	RESERVED	Fault/ Trap	No	For Intel use only.		
2	-	NMI Interrupt	Interrupt	No	Nonmaskable external interrupt.		
З	#BP	Breakpoint	Trap	No	INT 3 instruction.		
4	#OF	Overflow	Trap	No	INTO instruction.		
5	#BR	BOUND Range Exceeded	Fault	No	BOUND instruction.		
6	#UD	Invalid Opcode (Undefined Opcode)	Fault	No	UD2 instruction or reserved opco	de. <sup>1</sup>	
7	#NM	Device Not Available (No Math Coprocessor)	Fault	No	Floating-point or WAIT/FWAIT inst	truction.	
8	#DF	Double Fault	Abort	Yes (zero)	Any instruction that can generate exception, an NMI, or an INTR.		ults can generally be
9		Coprocessor Segment Overrun (reserved)	Fault	No	Floating-point instruction. <sup>2</sup>		rected, restarting the gram <i>at</i> the faulting
10	#TS	Invalid TSS	Fault	Yes	Task switch or TSS access.		0 0
11	#NP	Segment Not Present	Fault	Yes	Loading segment registers or according segments.		ruction <b>aps</b> allow execution to be
12	#SS	Stack-Segment Fault	Fault	Yes	Stack operations and SS register I		-
13	#GP	General Protection	Fault	Yes	Any memory reference and other protection checks.		tarted <i>after</i> the trapping cruction
14	#PF	Page Fault	Fault	Yes	Any memory reference.	• Ah	orts do not allow a restar
15	-	(Intel reserved. Do not use.)		No			
16	#MF	x87 FPU Floating-Point Error (Math Fault)	Fault	No	x87 FPU floating-point or WAIT/F instruction.	WAIT	
17	#AC	Alignment Check	Fault	Yes (Zero)	Any data reference in memory. <sup>3</sup>		
18	#MC	Machine Check	Abort	No	Error codes (if any) and source are model dependent. <sup>4</sup> SSE/SSE2/SSE3 floating-point instructions <sup>5</sup>		
19	#XM	SIMD Floating-Point Exception	Fault	No			
20	#VE	Virtualization Exception	Fault	No	EPT violations <sup>6</sup>		
21-31	-	Intel reserved. Do not use.					
32-255	-	User Defined (Non-reserved) Interrupts	Interrupt		External interrupt or INT <i>n</i> instruc	ction.	48


Exception	on handler	Some exceptions do not generate an
.mac		func, errorcode=0 error code
exc\num:.if subl .end:	\$4, %esp	# Fake an error code if necessary
push push	%fs %es	# Save segments
push	%ds a	# Save registers
push movl call addl	%esp \$\num, %eax \func \$4, %esp	# Push pointer to frame for handler call func(struct Context *esp) with num in eax
popa popl popl popl popl	%ds %es %fs %gs	<pre># Restore registers # Restore segments</pre>
addl iret .endr	\$4, %esp	<pre># remove error code</pre>

#### Defining a family of (non) handlers

```
# Protected-mode exceptions and interrupts:
#
handler num=0, func=nohandler
                                                # divide error
handler num=1, func=nohandler
                                                # debug
                                               # NMI
handler num=2, func=nohandler
handler num=3, func=nohandler
                                               # breakpoint
handler num=4, func=nohandler
                                                # overflow
handler num=5, func=nohandler
                                                # bound
handler num=6, func=nohandler
                                               # undefined opcode
handler num=7, func=nohandler
                                               # nomath
handler num=8, func=nohandler, errorcode=1
                                              # doublefault
handler num=9, func=nohandler
                                                # coproc seq overrun
handler num=10, func=nohandler, errorcode=1
                                                # invalid tss
handler num=11, func=nohandler, errorcode=1
                                                # segment not present
handler num=12, func=nohandler, errorcode=1
                                                # stack-segment fault
handler num=13, func=nohandler, errorcode=1
                                                # general protection
handler num=14, func=nohandler, errorcode=1
                                                # page fault
handler num=16, func=nohandler
                                               # math fault
handler num=17, func=nohandler, errorcode=1
                                                # alignment check
                                               # machine check
handler num=18, func=nohandler
handler num=19, func=nohandler
                                                # SIMD fp exception
```

```
Defining a family of (non) handlers
nohandler:
                                     # dummy interrupt handler
                  4(%esp), %ebx
                                     # get frame pointer
         movl
         pushl
                  %ebx
         pushl
                  %eax
         pushl
                $excepted
         call
                 printf —
                                     call printf(excepted, num, ctxt)
         addl
                 $12, %esp
       hlt
1:
         jmp 1b
         ret
excepted:
         .asciz "Exception 0x%x, frame=0x%x\n"
                                                                                 51
Initializing a context
struct Context user;
•••
  initContext(&user, userEntry, 0);
void initContext(struct Context* ctxt, unsigned eip, unsigned esp) {
  extern char USER_DS[];
  extern char USER CS[];
  printf("user data segment is 0x%x\n", (unsigned)USER DS);
  printf("user code segment is 0x%x\n", (unsigned)USER_CS);
 ctxt->segs.ds = (unsigned)USER_DS;
ctxt->segs.es = (unsigned)USER_DS;
ctxt->segs.fs = (unsigned)USER_DS;
ctxt->segs.gs = (unsigned)USER_DS;
ctxt->iret.ss = (unsigned)USER_DS;
  ctxt->iret.esp = esp;
ctxt->iret.cs = (unsigned)USER_CS;
  ctxt->iret.eip = eip;
  ctxt->iret.eflags = INIT USER FLAGS;
}
```





# <section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>

# Reflections

- Bare Metal
  - Segmentation, protection, exceptions and interrupts
- Programming/Languages
  - Representation transparency, facilitates interlanguage interoperability
  - Memory areas
    - Vendor-defined layout: GDT, GDTTR, TSS, IDT, IDTR, IRet, Registers, ...
    - Self-defined: Context, ...
  - "Bitdata"
    - Segment and interrupt descriptors, eflags, cr0, ...
  - Does the need for a "recipe" suggest a language weakness?

# Let's see how all the pieces fit together ...