	Copyright Notice					
CS 410/510 ¹⁰¹¹¹¹ ¹⁰¹¹¹¹ ¹⁰¹¹¹¹ ¹⁰¹¹¹¹ ¹⁰¹¹¹¹ ¹⁰¹¹¹¹ ¹⁰¹¹¹¹ ¹⁰¹¹¹¹	 These slides are distributed under the Creative Commons Attribution 3.0 License 					
	• You are free:					
Mark P Jones	• to share—to copy, distribute and transmit the work					
Portland State University	• to remix—to adapt the work					
	 under the following conditions: 					
Fall 2018	 Attribution: You must attribute the work (but not in any way that suggests that the author endorses you or your use of the work) as follows: "Courtesy of Mark P. Jones, Portland State University" 					
Week 1: Introduction, Assembly Language						
1	The complete license text can be found at http://creativecommons.org/licenses/by/3.0/legalcode					



5

House (2005)

Kernel, GUI, drivers, network stack, and apps

Boots and runs in a bare metal environment

... all written in Haskell, a "purely functional" programming language



Why "House"?

"The Haskell User's Operating System Environment"

You are more secure in a house ...



than if you only have Windows \ldots

Performance concerns

- By design, higher-level languages abstract away from the details of how the underlying machine works
- Can we obtain the levels of performance and predictability that are typically required/expected in the systems programming domain?
- Can we write good systems software in a language that intentionally distances users from details of memory layout, representation, instruction selection, alignment, caching, etc.?
- Traditional approaches to building system software resort to using old, low-level languages like assembly and C
- Do "modern" languages have anything to offer in this area?

The Habit programming language

- "a dialect of Haskell that is designed to meet the needs of high assurance systems programming"
- How do you design a programming language for a specific domain?
- Experiment with existing languages
- Understand the domain ...



10

12

The seL4 experience

• In 2009, a group from NICTA, UNSW, and OK Labs in Australia announced seL4, as "the world's first operating system kernel with an end-to-end proof of implementation correctness and security enforcement."



• A landmark achievement for formal verification, and a strong foundation for building trustworthy systems

seL4 and capabilities

- Even without the verification result, the design of seL4 is interesting in its own right:
 - seL4 is a "capability enhanced" version of an earlier microkernel design called L4
 - The "capability" abstraction in seL4 provides facilities for implementing "least privilege" security policies and novel mechanisms for controlling resource usage

Safety properties for "free"?

- Security properties established in the seL4 verification include:
 - Absence of buffer overflows
 - Absence of null pointer dereferences
 - Absence of code injection attacks
 - ...
- Many of these properties could be established for "free" if the implementation had been written in a "safer" language
- How might things be different if we built something like seL4 in Habit?

The CEMLaBS project

- "Using a Capability-Enhanced Microkernel as a Testbed for Language-Based Security"
- Started October 2014, funded by The National Science Foundation
- Three main questions:

п

- **Feasibility**: Is it possible to build an inherently "unsafe" system like seL4 in a "safe" language like Habit?
- **Benefit**: What benefits might this have, for example, in reducing verification costs?
- **Performance**: Is it possible to meet reasonable performance goals for this kind of system?

Course description

- An overview of conventional low-level programming techniques (1-5):
 - Bare metal programming
 - Fundamental programmable hardware components
- Case studies of practical microkernel implementations (6-8):
 - \bullet OS abstractions (address spaces, threads, capabilities, $\ldots)$
 - The L4 and seL4 microkernels
- Reflections on the design of programming languages for this application domain (9-12):
 - Assembly, C, Rust, Habit, domain specific languages, ...

Course learning objectives

Upon the successful completion of this course, students will be able to:

- 1. Write simple programs that can run in a bare-metal environment using low-level programming languages.
- Discuss common challenges in low-level systems software development, including debugging in a bare-metal environment.
- Explain how conventional operating system features (multiple address spaces, context switching, protection, etc.) motivate the desire for (and benefit from) hardware support.

14

16

18

Course learning objectives, continued

- Develop code to configure and use programmable hardware components such as a memory management unit (MMU), interrupt controller (PIC), and interval timer (PIT).
- 5. Describe the key steps in a typical boot process, including the role of a bootloader.
- 6. Describe the motivation, implementation, and application of microkernel abstractions for managing address spaces, threads, and interprocess communication (IPC).
- 7. Explain the use and implementation of capabilities in access control and resource management.
- 8. Develop programs using a capability abstraction, like the one provided by the seL4 microkernel.

Course learning objectives, continued

- 9. Illustrate the use of a range of domain specific languages in the development of systems software.
- 10. Use practical case studies to evaluate and compare language design proposals.
- II. Describe features of modern, high-level programming languages—including abstract datatypes and higher-order functions—and show how they can be leveraged in the construction of low-level software.
- 12. Explain how the requirements of low-level systems programming motivate the desire for (and benefit from) language-based support.

The "programming languages" perspective

- We will survey and evaluate a range of programming languages during this course:
 - Low-level machine and assembly languages
 - Systems programming languages (e.g., C, Rust, ...)
 - Object-oriented languages (e.g., the seL4 API)
 - Domain specific languages
 - Functional languages (e.g., Habit, Haskell, ...)
- What are the driving needs of the systems domain?
- How can a programming language design best meet those needs?

Context

- Basic Platform: Generic "IBM PC" compatible
 - 32 bits ... not 64
 - IA32 ... not x86_64 or ARM
 - BIOS ... not EFI or UEFI
 - int and iret ... not sysenter/sysexit
 - PIC ... not APIC
 - No PAE, PCI, ACPI, MMX, SSE, SMM, SMP, VTx, ...
 - etc., ...
- Already complicated enough for our purposes!
- Well supported by current hardware, emulators, and tools
- Underlying concepts still very broadly applicable

13

Development environment

- Ubuntu Linux
 - Week I: using the lab machines (others also an option)
 - Weeks 2+: using a VirtualBox virtual machine, preconfigured with appropriate development tools (can be used on Linux, Mac OS, or Windows)
- Bare metal emulation using the QEMU emulator

Rough schedule

Week	Торіс			
	Assembly language programming			
2	Bare metal programming			
3	Hardware support for OS abstractions			
4	Memory management & protection			
5	Case Studie I Awas & implementation			
6	Case study. L4 use & implementation			
7	Case Study 2 cel 4 use 8 implementation			
8	Case Study 2: sec4 use & Implementation			
9	Language design for low lovel programming			
10	Language design for fow-level programming			

<section-header><section-header><section-header><section-header><section-header><section-header><section-header><text></text></section-header></section-header></section-header></section-header></section-header></section-header></section-header>	 What is IA32? We'll be using the IA32 (x86) architecture as our main target: A "32-bit" instruction set Broadly adopted by: processors from Intel, AMD, Via, laptops, desktops, servers, gaming consoles, Linux, Mac OS X, Windows, Arguably, a bit dated but still very relevant, and a good platform for learning and exploration (and one of the architectures supported by seL4)
--	---

19

Other architectures:

- Not to be confused with:
 - x86-64/AMD64: a 64 bit architecture supported (in addition to IA32) by more recent AMD/Intel designs
 - IA64: a completely different 64-bit Intel architecture (Itanium)
 - ARM: widely used in phones, tablets, and more
 - IBM Power: used in Xbox 360, PS3, Wii, servers, and more
 - SPARC: used by some of the college's Unix servers
- Except for x86-64, you can't run IA32 code directly on a machine that uses one of these alternative instruction sets!

Notes

- No prior or in-depth knowledge of IA32 programming will be assumed
- We will only use a small subset of the full instruction set
- If you're looking to become an expert on IA32 programming, you'll want to look for another class!
- We'll be using the AT&T syntax for IA32 assembly language rather than the *Intel syntax*. This is the default syntax used by the free GNU tools in Linux, MacOS, and DJGPP or Cygwin on Windows, and others

23

A greatly simplified view of IA32 computing



Programming for IA32

- In concrete terms, an IA32 program is just a collection of byte values (*machine code*)
- Once it has been loaded in to memory, the processor can execute a program by interpreting the byte values as *instructions* for the processor to act on
- For practical purposes, we will usually write IA32 programs in a textual format called *assembly language* that is easier to read than raw byte values
- The program that translates assembly language programs in to machine code is called an *assembler*



An assembly code listing					ado /c	addresses /offsets labels					
0000 55 0001 89E5 0003 53 0004 885D08 0007 88000000 000 40 0006 40 0006 40 00018 83C304 0012 880B 0014 83F900 0017 75F5 0019 5B 0018 89EC 001c 5D 001d C3	f: loop: test:	<pre>.glob1 push1 mov1 push1 mov1 mov1 add1 mov1 cmp1 jne pop1 mov1 ret</pre>	<pre>f %ebp %esp,%ebp %ebx 8(%ebp),%eb \$0, %eax test %eax \$4, %ebx (%ebx),%ecx loop %ebp %ebp %ebp %ebp</pre>	<pre>x # initialize length count in eax # increment count # and move to next array element # load array element # test for end of array # repeat if we're not done</pre>		00000 0001 0003 0004 0007 000c 0006 00012 0014 0017 0019 001a 001c 001d	55 89E5 53 885D08 88000000 00 EB04 40 83C304 880B 83F900 75F5 58 89EC 5D C3	f: loop: test:	.glob1 push1 mov1 push1 mov1 jmp inc1 add1 mov1 cmp1 jne pop1 mov1 pop1 ret	<pre>f directive %ebp %esp,%ebp %ebx 8(%ebp), %ebx \$0, %eax test %eax \$4, %ebx (%ebx), %ecx loop %ebx %ebp,%esp %ebp</pre>	COMMENTS # initialize length count in eax # increment count # and move to next array element # load array element # test for end of array # repeat if we're not done
Machine code				Assembly code	9		machine code		inst	ructions	30





Special vs. general purpose registers			
• eip: the instruction pointer register			
• esp: the stack pointer register			
• eflags: the flags register, stores information about the results of the most recent arithmetic or logic instruction		IA32 instructions	
• Other registers can typically be used for any purpose (although some instructions—division, for example—work only with specific registers)	35	36	

٦Г

Instruction format

• A typical IA32 instruction has the form:



- A suffix on the opcode indicates the size of the data that is being operated on:
 - 32-bit values use the suffix I(ong)
 - 16-bit values use the suffix $\mathbf{w}(\text{ord})$
 - 8-bit values use the suffix **b**(yte)

Addressing modes

- Register access, reg:
 - %eax: the value in register eax
 - Can typically use any registers except eip and eflags
- Memory access, mem:
 - var: the value in memory at address var
 - (%eax): the value in memory at the address in eax
 - 8 (%eax): the value in memory at the address given by adding 8 to the value in eax
- Immediate, immed:
 - \$42: the constant value 42 (decimal; use \$0x2A for hex)

38

• \$var: the address of memory location var

Directives for "declaring" variables	How values are stored in memory						
 .data # pt variables in the "data" section # (code usually goes in .text) .elign # make sure address is multiple of # forware iong 42 # simple variable, initialized to 42 .elogal days # A globally accessible array of ints .dag 31, 28, 31, 30, 30, 30 .dag 31, 28, 31, 30, 30, 30 .dag 31, 31, 30, 31, 30, 31 .data .eta .eta .eta .eta .eta .eta .eta .	 A double word holds 32 binary digits ("bits") (i.e., 4 bytes) 1011 110 0001 1010 0011 1001 0001 0000 B E 1 A 3 9 1 0 ign most significant byte 0xBE1A3910 can be interpreted as -1,105,577,712 (signed) or 3,189,389,584 (unsigned) Stored in memory with the least significant byte at the lowest address ("little endian"): stored byte 0x10 0x39 0x1A 0xBE address 400 401 402 403 						

	 Move instructions Copy data from a source to a destination (where X is one of the size suffixes: b,w,1):
IA32 instructions: data movement	<pre>movX src, dst • Any of the following combinations of arguments is allowed: movX reg, (reg mem) movX mem, reg movX immed, (reg mem) • Note that you can't move mem to mem in one instruction </pre>

Examples

Suppose that the memory (starting at address 0) contains the following (four byte) values:



Zero and sign-extension

• Suppose we want to copy a value from a 16-bit register in to a 32-bit register



- Two common strategies:
 - Zero extension: for unsigned values



Move with sign, move with zero extension	Scaled indexed addressing					
• Copy from source to larger destination with sign extension:	•[base]([reg1], reg2[, index])					
movsFT src, dst	a memory operand whose address is the value in reg,					
• Copy from source to larger destination with zero extension:	times the index (which must be 1, 2, 4, or 8)					
movzFT src, dst	•Any of the parts in [] can be omitted					
${\ensuremath{^\circ}}\xspace$ F and T are the "from" and "to" sizes (either b, w, or 1)	•Examples:					
• Valid combinations: bw, bl, or wl	(eax, ebx, 4) the ebx th element in the array of 32-bit					
• Examples: movsbw %al, %dx # byte to word movzwl %ax, %edx # word to long	days(,ebx,4) the ebx th element in the array of 32-bit words starting at the address days					
45	46					

More examples

Suppose that the memory (starting at address 0) contains the following (four byte) values:

8	6	2	8	0	2	4		7	3	4	5	6
0	4	8	12	16	20	24	28	32	36	40	44	48

Then

instruction	eax	ebx
movl \$12, %eax 🚽	12	
movl 8(%eax), %ebx	12	2
<pre>movl 12(%eax,%ebx,4), %eax</pre>	7	2

The lea (load effective address) instruction

• Load the address of the source operand (must be memory) to a destination (where X is one of the size suffixes: b,w,1):

leaX src, dst

• Can also be used to co-opt the addressing mode circuitry into performing arithmetic operations:

4(%eax),%eax	#	eax	+=	= 4		
1(%eax,%eax,2),%eax	#	eax	=	3*eax	+	1
1(%eax,%eax), %eax	#	eax	=	2*eax	+	1
4(,%eax,8), %eax	#	eax	=	8*eax	+	4
	4(%eax),%eax 1(%eax,%eax,2),%eax 1(%eax,%eax), %eax 4(,%eax,8), %eax	4(%eax),%eax # 1(%eax,%eax,2),%eax # 1(%eax,%eax), %eax # 4(,%eax,8), %eax #	4(%eax),%eax	4(%eax),%eax	4(%eax),%eax	4(%eax),%eax

• These instructions just do an address calculation and do not attempt to read the data at that address.

The exchange instruction

• Exchange data between two locations

xchgX (reg | mem), reg

• Consider the following instructions in a high-level language:

int tmp = x; = y; х = tmp; У

• If x and y are held in registers, then a "clever enough" compiler can translate this code into a single xchgl instruction

The instruction pointer, eip

- The eip register holds the address of the next instruction to be executed
- As the processor reads each instruction, it increments the value in eip by the appropriate number of bytes to point to the following instruction
- This mechanism allows the processor to execute a sequence of instructions stored in contiguous locations in memory
- What would happen if we "move" a different value in to eip?

Jumping and labels • We can transfer control and start executing instructions at address addr by using a jump instruction jmp addr • Labels can be attached to instructions in an assembly language program: jmp b a: jmp c b: jmp a c:	IA32 instructions: arithmetic and logic operations
• Modern, pipelined machines work well with sequences of instructions that appear in consecutive locations. Jumps can be expensive: one of the goals of an optimizing compiler is to avoid unnecessary jumps.	52

٦٢

49

Arithmetic instructions	Examples
 Combine a given src with a given dst value and leave the result in dst: 	• To compute $x^2 + y^2$ and store the result in z:
addX src, dst subX src, dst { integer arithmetic	imull %eax, %eax eax movl y, %ebx ebx
<pre>imulX src, dst (signed) andX src, dst orX src, dst bitwise arithmetic xorX src, dst</pre>	imull %ebx, %ebx addl %ebx, %eax movl %eax, z
• Similar to dst += src, dst -= src, etc in C/C++	x: y: z:

register contents eax x^2+y^2 ebx Y²

	.data	
x:	.long	4
y:	.long	3
Z:	.long	0

54





The compare instruction	Other conditional instructions
 The cmpX instruction behaves like subX except that the result is not saved; only the flags are changed 	 There are some other instructions that perform an action based on the conditional flags without the cost of a jump
• For example: cmpl %eax,%ebx jl addr	 setCC reg8 sets the value in a specified 8-bit register to 0 or 1, based on the condition specified by CC:
will jump to addr if the value in ebx is less than the value in eax, but it will <u>not</u> change the values in either register	<pre>cmpl %ecx,%ebx # set eax to 1 if setl %al # ebx < ecx, or movzbl %al,%eax # else to 0</pre>
	• cmovCC src, dst copies data from the specified src to dst, but only if the condition specified by CC holds:
	<pre>cmpl %ebx,%eax # set eax to the max of cmovl %ebx,%eax # eax and ebx</pre>
59	60









Example I

Divide 4,660 (i.e., 0x1234) by 25:

movl \$0x1234, %eax
cltd
movl \$25, %ecx
idivl %ecx

68

Results: eax = 0xBA (186)edx = 0xA (10)

Sure enough: 186*25 + 10 = 4,660

Example 2	Complications of division
Divide -1,105,577,712 (i.e., 0xBE1A3910) by 256	• Division produces multiple results: a quotient and a remainder
<pre>movl \$0xBE1A3910, %eax cltd movl \$256, %ecx</pre>	 Division uses special registers: we'd better not store any other values in eax or edx if there's a chance that a division instruction might be executed
idivl %ecx Results: eax = 0xFFBE1A3A (-4,318,662) edx = 0xfffff10 (-240)	 Doesn't set flags: requires separate tests, for example, to determine whether quotient or remainder was zero Division can raise an exception if the src is zero (or -1)
Sure enough: -4,318,662 * 256 - 240 = -1,105,577,712	
69	70

IA32 instructions: using the stack	 Stack The IA32 includes features that allow the programmer to use a region of memory as a simple stack: the esp (stack pointer) register special instructions like push, pop, call, ret, There is no obligation for the programmer to use these features, but it is often convenient to do so: for temporary/scratch storage when a calculation needs more storage than the CPU registers can provide to support calling and returning from functions
71	72

A typical memory layout

• A typical operating system reserves an area of scratch memory for each program, and sets the esp register to point to the end of this region when the program begins

program	data	stack
	esp	

- The stack pointer moves
 - down (decreases) as values are pushed on to the stack
 - up (increases) as values are popped off of the stack
- So long as they never overlap, the data and stack areas can grow or shrink as necessary as the program runs

Stack operations

• Push a value onto the stack

```
push1 (reg | mem | immed)
```

• Pop a value of the stack

• Roughly speaking:

```
pushl src = subl $4, %esp; movl src, (%esp)
```

```
popl dst = movl (%esp), dst; addl $4, %esp
```

74





Stack frames

The code for any given function/procedure call runs in the context of a <u>stack frame</u> of the form:

	lm		11	old	retn	aı		an	
es	sp	. –	4 ek	op 4	1 8	3 1	2		

- <u>Frame (base) pointer</u>: ebp points to the stack frame; the caller's frame pointer is stored in old (i.e., (%ebp))
- Return address: retn is the return address
- <u>Actual parameters</u>: a₁, ..., a_n are the function's arguments. We can access a₁ as 8 (%ebp), etc...
- Local variables: 1₁, ..., 1_m are the function's local variables. We can access 1₁ as -4 (%ebp), etc...

Building the stack frame ... in the caller

esp ebp

• The <u>caller</u> starts by pushing the arguments:

	a1	 an		
es	sp		eł	p

• Then it executes a call instruction, which pushes the return address:

	retn	a1		an		
esp				eb	p	

• ... and jumps to the code for the callee ...



Function epilogue	Removing the parameters
 When a function completes, we must dismantle the stack frame and return the machine to the state it was in before the call. The code to do this is called the epilogue: 	• Once we return to the caller, the result of the function is in eax, but the parameters are still on the stack:
 Running the previous process in reverse: movl %ebp, %esp # discard locals/temps popl %ebp # restore frame pointer ret # return to caller The first two instructions here can be replaced with the more efficient, but otherwise equivalent leave instruction 	 a1 an esp ebp We restore the stack pointer to its original value by adding on the number of bytes that are used by the parameters: addl \$N, %esp If no parameters were passed, then this step can be omitted
83	8-



Example: multiple parameters + call int f(int x, f: pushl %ebp int y, movl %esp, %ebp int z) { movl 8(%ebp), %eax return g(x+y); addl 12(%ebp), %eax pushl %eax } call α addl \$4, %esp movl %ebp, %esp popl %ebp ret old retn Z х V esp=ebp ebp+4 ebp+8 ebp+12 ebp+16 86



Observations

- There is a four instruction overhead for each function that uses the frame pointer
 - Increases execution time
 - Prevents use of ebp as a general purpose register
- For larger functions, the four instruction overhead is less of an issue
- For small functions, we would prefer to inline rather than copy
- Nevertheless, it is common to produce code that doesn't use ebp as a frame pointer (e.g., -fomit-frame-pointer in gcc)



89



Closing thoughts	 Assembly "Language"? Highly imperative, primitive instructions, no expressions No high-level abstractions, but all the building blocks: No arrays, records, variants, objects, closures, No loops, switch statements, functions, local variables, Type System? Values classified by size (e.g., 8 vs 32 bits) and storage class (e.g., memory, flag, integer register, floating point register,) Limited protection against common programming mistakes Programmer has full control over data representation
93	• Programmer has full control over data representation

92

Summary

- IA32 provides a very basic programming language:
 - A fixed set of registers
 - Instructions for moving and operating on data
 - Instructions for testing and control transfer
- In programming language terms:
 - Low-level, primitive instructions, loosely typed
 - No high-level abstractions, but all the building blocks
 - Very close to the metal, low-level control, "predictable" performance
- Let's write some programs!