

Stack Architectures			VATUE -
Easy to compile to			JVALUE Z
Lots of memory accesses			
Used mostly for interpreters		7	
Used mostly for interpreters		7	ASSTGN
Accumulator Architectures	LOAD X		
One general purpose register	ADD y		
CISC / Two-Operand Architectures	STORE Z		
Several general-purpose registers		LOAD	x,R3
Two operand fields in instructions		ADD	y,R3
The result overwrites one operand	STORE	R3,z	
RISC / Load Store / Three-operand A	rchitectures	L	
Lots of general-purpose registers		LOAD	x.R1
Instructions have 3 operand fields		LOAD	v, R2
Each instruction is either		ADD	R1,R2,R
Computation		STORE	R3,z
Memory access			
Operands for computation must be in	n registers		
Many instructions execute in a single	e clock cycle		

eneral-Purpose	<u>Registers</u>
32 registers	Well, okay to assume 32-bits
32-bits (4bytes	s) each
Divided into 4	sets of 8 registers
Global	%g0, %g1, %g7
Local	%10, %11, %17
In	%i0, %i1, %i7
Out	%o0, %o1, %o7
Available oper	rations:
Integer a	arithmetic: add, sub, mul, div, cmp
Logical:	and, or, not, shift-left, shift-right
loating-Point Ro	oristors
32 registers	&f0 &f1 & &f31
Available oper	rations:
Floating	rations.
Integer	to floating conversion
Integer-	to-moating conversion

© Harry H. Porter, 2006

CS-322 SPARC-Part 2

0	ther Registers
Program Counter (PC)	
32-bits	
Integer Condition Code Register	
4-bits	
For integer operations	
4-bits For floating-point operations	<u>Register</u>
<u>"Y" Register</u>	3A0F 2C33
32-bits	<u> </u>
Used for integer mulitply	0049 B543 1CBF 0000
and divide operations	V roc Normal Boo
Other Registers	1 reg Normai Keg
Lots - ignore them	
© Harry H. Porter, 2006	



13-Bit Immediate Values
The instruction includes a 13-bit signed value.
Range: -4096 4095
This value is "sign-extended" to 32-bits.
Example:
<mark>0</mark> 0000 0000 0111
E
0000 0000 0000 0000 0000 0000 0000 0111



CS-322 SPARC-Part 2

	Notation					
<pre>sub reg1,reg2_or_immed,regD</pre>						
reg1, reg2, regD: Any one of the 32 gene	eral-purpose integer registers (5 bits)					
immed 13-bit signed integer va Must be between Signed-extended to 32-	alue 1 -4096 and 4095 -bits before being used					
Syntax: Full "C"-like exp	ressions					
Character literals	'm'					
Hex Decimal Octal	"m" 0x6d <i>All equal</i> 109 0155					
Expressions	64 + (3 * 'm')					
Symbols	x <i>← Assembly-time constants</i> ,					
-	not runtime variables!					
Burny H. Donton 2006						

		Assembl	er Syntax
One instru	action per l	ine	Spaces are okay.
Labels - o	on same lir	ne, or on line alone	but not normally used
			7
label:			
	sub	%g3,%g5,%g7	! Comments
	add	%g7,56,%g7	!
	add	%12,34,%12	!
<u> </u>	ے ہے	<u> </u>	
Tab	Ta	ab	Tab
			Note the Commonting style
<u>Example</u>			Commenting style
	ld	myVal,%12	! $myVal = myVal + 78$
	add	%12,78,%12	! .
	st	%12,myVal	! .
The destin	nation is al	ways on the right.	(Not quite legal SPARC)
Horry H D	rtor 2006		
/ 11al 1 y 11. PO	<i>i</i> ter, 2000		

Instructions Arithmetic **Arithmetic** add addcc subcc sub smulcc ∫ smul Signed sdivcc sdiv umulcc umul These do <u>not</u> These <u>do</u> Unsigned udiv udivcc modify the *modify the* condition code Logical condition code Logical Register. register. and andcc orcc or Will set: xorcc xor Z=1 andn andncc if result is zero orncc orn N=1 xnorcc xnor if result is neg etc. Shifting sll srl sra 10

CS-322 SPARC-Part 2

and or xor and orn xnc	l In In In	= > = > = >	x != y x and (x or (r x = y	Logi (not y not y)	<u>cal Fur</u>)	<u>ictions</u>			
	x	У	and	or	xor	andn	orn	xnor	
	0	0	0	0	0	0	1	1	
	0	1	0	1	1	0	0	0	
	1	0	0	1	1	1	1	0	
	1	1	1	1	0	0	1	1	
These in	These instructions work on all 32 bits at once: and $\$g4, \$g5, \$g6$ $\$g4 \longrightarrow 0011 \ 1100 \ \dots \ 1010$ $\$g5 \longrightarrow 1010 \ 1101 \ \dots \ 1001$ $\$g6 \longrightarrow 0010 \ 1100 \ \dots \ 1000$								
© Harry H.	Porte	er, 200)6	_					- 11

CS-322 SPARC-Part 2

Use the "or	<u>s <i>in a wora</i></u> "instruction and a "mask" word	
or	x,mask,result	
Turn on bits	in x wherever the mask has a 1 bit	
]
Exam	ple: Turn on every other bit in 3A0F	
	0011 1010 0000 1111 ← 3A0F	
	0101 0101 0101 0101 < mask	
	0111 1111 0101 1111 🔶 result	
<u>Co turn off bit</u>	t <u>s in a word</u>]
<i>turn off bit</i> Use the " an	t <u>s in a word</u> d'' instruction and a mask]
<i>o turn off bit</i> Use the "an and	t <u>s in a word</u> d" instruction and a mask x,mask,result]
<u>o turn off bit</u> Use the " an and Turn off bits	t <u>s in a word</u> d" instruction and a mask x,mask,result s in x wherever the mask has a 0 bit	
Left Content of the second sec	ts in a word d'' instruction and a mask x,mask,result s in x wherever the mask has a 0 bit ggle") bits in a word	
b turn off bit Use the "an and Turn off bits b flip (or "to Use the "xo	<pre>ts in a word d' instruction and a mask x,mask,result s in x wherever the mask has a 0 bit ggle") bits in a word r" instruction and a mask</pre>	
o turn off bit Use the "an and Turn off bits <u>o flip (or "to</u> Use the " xo xor	<pre>ts in a word d" instruction and a mask x,mask,result s in x wherever the mask has a 0 bit ggle") bits in a word pr" instruction and a mask x,mask,result</pre>	

(J er,







© Harry H. Porter, 2006

Uncondition ba	al Branch (the label	"goto" instruction)	
Conditional	Branches		
For Signed	l Values	For Unsigned V	alues
bl	label	blu	label
ble	label	bleu	label
bg	label	bgu	label
bge	label	bgeu	label
Equality T	esting		
be	label	<same></same>	
bne	label	<same></same>	

		The Co	ondition Code Register	
4 bits:				
Ν	1 = nega	ative		
Z	1 = zero)		
V	1 = over	flow		
С	1 = carr	y out		
Set after	r arithmeti	c operations		
ado	dcc, sub	CC,		
Reflect	the result			
Instruc	ctions to	test the bit	s individually	
	Inst	ruction	Will branch if	
	bneg	label	N=1	
	bpos	label	N=0	
	bz	label	Z=1	
	bnz	label	Z=0	
	bvs	label	V=1	
	bvc	label	V=0	
	bcs	label	C=1	
	bcc	label	C=0	_
D Harry H.	Porter, 200)6	1	7

CS-322 SPARC-Part 2

The Delay Slot

Due to pipelining...

All branch instructions take 1 extra instruction to go into effect The instruction following the branch is executed

before the branch happens!!!



The Delay Slot

Due to pipelining...

All branch instructions take 1 extra instruction to go into effect The instruction following the branch is executed before the branch happens!!!

Option 1: Put a "nop" instruction in the "delay slot"

cmp	813,73
bl	elseLabel
nop	

© Harry H. Porter, 2006

CS-322 SPARC-Part 2

The Delay Slot					
Due to pipelining All branch instructions take 1 extra instruction to go into effect The instruction following the branch is executed before the branch happens!!!					
Option 1: Put a "n	op" instruction in the	"delay slot"			
cmp bl nop	%13,73 elseLabel	Very tricky to do correctly!			
Option 2: Figure of	ut how to put a real, u	iseful instruction in the "delay slot".			
ld sub st cmp bl nop	myVar,%13 %13,1,%13 %13,myVar %13,73 elseLabel	<pre>! var = var - 1 ! . ! . ! if var < 73 ! . goto elseLabel ! .</pre>			
Harry H. Porter, 2006	6	2			

19

Due to pipelin All branch	ing instructions take 1 of struction following the l	extra instruction to go into effect
before	the branch happens!!!	
Option 1: Put a	"nop" instruction in the	"delay slot"
cmp bl nop	%13,73 elseLabel	Very tricky to do correctly!
Option 2: Figure	e out how to put a real, u	seful instruction in the "delay slot".
ld sub	myVar,%13 %13,1,%13	! var = var - 1 ! .
cmp	%13,73 elseLabel	! if var < 73
ЬL	ersenaser	

- Figuring out how to rearrange the code to fill the delay slot is difficult & error-prone
- Study Chapter 2 (in "Paul") for examples.
- Project 7:

You can practice filling the delay slots Get the program right first!!!

- Our Compiler Will not make this important optimization.
- See how smart the "C" compiler is.







<u>A typica</u> whi x x <u>end</u>	<u>lloop:</u> <u>le</u> x1 < 1 = x1 3 = x3	<u>Optimizing</u> = 17 <u>do</u> + x2; + 1;	Assembly Code <u>Assume variables</u> x1 ⇒ x2 ⇒ x3 ⇒	s <u>in registers:</u> %11 %12 %13
<u>Translat</u>	tion into S	PARC:	Execution Time:	
test:			N*7	J
	cmp	811,17		
	bg	done		
	nop			
	add	811,812,811		
	add	813,1,813		
	ba	test		
	nop			
done:				
				~
Harry H. I	Porter, 200	6		— (



CS-322 SPARC-Part 2

Optimizing Assembly Code						
<u>A typical loop:</u> <u>while</u> x1 <= 17 <u>do</u> x1 = x1 + x2; x3 = x3 + 1;			<u>Assu</u>	<u>me variab</u> x1 = x2 = x3 =	<i>les in registers:</i> ⇒ %11 ⇒ %12 ⇒ %13	
end Translation into SPARC:				ba nop	test	
				loop:	add	&11 &12 &11
	ba	test			add	813,1,813
	cmp	811,17		test:		
loop:			•		cmp	811,17
	add	811,812,811			ble	loop
	add	%13,1,%13			nop	
	cmp	811,17				
test:	-	-			Execu	tion Time:
	ble	loop				N*5
	nop				(1 cycle	saved, total)
) Harry H	Porter 200)6	-			2

у. er,





Annulled Branches

Assumption:

- Loops end with a conditional branch
- The branch is back to the loop-top
- Loops execute many times
- Goal: Speed up highly repetitive loops
- The branch is taken more often than not
- Goal: Optimize the "branch-is-taken" case

Approach:

- Execute the delay instruction when branch is taken
- Add some support for the case when branch not taken May execute a little slower, but...

© Harry H. Porter, 2006

CS-322 SPARC-Part 2



31



CS-322 SPARC-Part 2

	<u>P</u>	<u> 'seudo-Ops</u>
.byte	35	! 0x23
.half	35	! 0x0023
.word	35	! 0x0000023
The value can be sp	ecified many	ways (hex, decimal, ascii, expressions,)
.word	0x3a0f12	2d8
.half	(123+0x0	0F00)<<5
.byte	'a'	
A list of values may	be used:	
.word	25,78,01	x44000000+'a' ! fills 3 words
Floating-Point value	es may be pla	ced in memory:
.single	0r12.34	! 4-byte floating point value
.double	0r+1234e	e-2 ! 8-byte floating-point value
Labels will often be	used:	
myVar: .word	0xffffal	bcd
		3 /

.ascii	"abcdef"	
Will initialize I	N bytes of storage, filling it with character data.	
"C" strings are	e terminated with 0x00.	
.asciz	"abcdef"	
Will initialize 1	N+1 bytes of storage, putting 0x00 after the final byte.	
.skip	3500	
Will skip 3500	bytes, leaving them uninitialized.	
© Harry H. Porter,	2006	35



Symbols
Each label is a symbolic name for an address
loop:
ba loop
nop
By default, each symbol is local to one ".s" file.
.global symbol
Makes "symbol" available to the linker and debugger as an "external symbol".
.global main main:
To use an externally defined symbol, nothing special is needed. call printf
The assembler will not compain if "printf" is not defined in this .s file.
The linker will resolve the symbol.
If not defined in any .0 file \Rightarrow Linker error: "unknown symbol"
9 Harry H. Porter, 2006





CS-322 SPARC-Part 2

Integer Multiplication and Division No multiply or divide instructions in early versions of SPARC	
Place operand 1 in %00	
Place operand 2 in %01	
Call a subroutine	
Find the result in %00	
Example:	
1d x, \$00 ! z = x * y	
ld y,%o1 !.	
call .mul ! .	
nop!.	
st %00, z ! . Signed and Unsigned Versions	
Available subroutines:	
.mul	
$.umul \qquad \qquad$	
.div	
.udiv	
.rem	
.urem	
Harmy H. Barton 2006	(



CS-322 SPARC-Part 2







	Synthetic Instructions
mov	reg_or_immed, regD Programmer codes this
or	<pre></pre>
not	reg1,regD
xnor	<pre></pre>
cmp	<pre>reg1,reg2_or_immed</pre>
subcc	<pre>reg1,reg2_or_immed,%g0</pre>
Harry H. Por	ter, 2006





<u>Option 3:</u> set	<i>value</i> , regD			_
Any 32-bit value	2	Exam	ple:	
Expands into tw	o instructions	set	myVar,%14	
sethi	%hi(<i>value</i>),regD	ld	[%14],%15	
or	regD,%lo(value),regD)		

set	value,regD		
Any 32-bit val	ue	Exam	ple:
Expands into t	wo instructions	set	myVar,%14
sethi	%hi(value),regD	1d	[%14],%15
or	<pre>regD,%lo(value),reg</pre>	D	
cmp ble	 loopLabel	ha "dalar ala	400
cmp			_
add		ne ~aelay slo	
eub	• • •		
Sub			

Synthetic Instructions Shorthand What Gets Assembled tst orcc reg,%g0,%g0 reg %g0,%g0,regD clrregD \mathtt{or} reg_or_immed , reg btst andcc reg,reg or immed,%g0 bset reg_or_immed ,regD regD,reg_or_immed,regD or regD,reg_or_immed,regD bclr reg_or_immed ,regD andn reg_or_immed ,regD regD,reg_or_immed,regD btog xor mov reg_or_immed, regD or %g0,reg_or_immed,regD not reg1,regD xnor reg1,%g0,regD cmp reg1, reg2_or_immed subcc reg1,reg2_or_immed,%g0 nop sethi 0,%g0 Mask, with selected bits set to 1

CS-322 SPARC-Part 2

	<u>Registers</u>
Four groups of 8 r	registers each
Global	^{&} g
Local	%1 <u></u>
In	%i
Out	%o
Local %10 , %11 , %12 Used by this routine an Will be saved automatic	2, %17 y way it wants cally during subroutine calls
Global %g0, %g1, %g %g0 is special (= zero) Used for "global" data, Not saved during subro	g2 , % g7), can not be modified visible to all routines putine calls
<u>In</u> %i0, %i1, %i2,	%i7
<u>Out</u> %00, %01, %02,	· %o7
Used in passing parame	eters to/from subroutines.
The "Calling Convention	ons"
Efficient parameter pas	sing
11	

© Harry H. Porter, 2006

CS-322 SPARC-Part 2





© Harry H. Porter, 2006









© Harry H. Porter, 2006



57

© Harry H. Porter, 2006



Each has 16 registers (32-bits each) Routine"C" **Registers for "C"** Routine "B" **Registers for "B"** Routine "A" **Registers for "A"** "main" routine **Registers for "main" Stack in Main Memory Stack in CPU** 66

CS-322 SPARC-Part 2

CS-322 SPARC-Part 2



CS-322 SPARC-Part 2





