

ECE 485/585

Microprocessor System Design

Lecture 5: DRAM Basics
DRAM Evolution
SDRAM-based Memory Systems

Zeshan Chishti

Electrical and Computer Engineering Dept.

Maseeh College of Engineering and Computer Science

Sources: Lecture based on materials provided by Mark F. Jacob's DRAM Systems article
Memory component datasheets


Outline

- Taxonomy of Memories
- Memory Hierarchy
- SRAM
 - Basic Cell, Devices, Timing
- DRAM
 - Basic Cell, Timing
- Memory Organization
 - Multiple banks, interleaving
- DRAM Evolution
- DDR3 SDRAM
- DRAM modules
- Error Correction
- Memory Controllers

Dynamic RAM (DRAM)

DRAM Technology


DRAM Cell



Read is destructive → must restore value
Charge leaks out over time → refresh

- Write
 - Drive bit line
 - Select desired word ("row")
- Read
 - Pre-charge bit line
 - Select desired word ("row")
 - Sense charge
 - Write value back (restore)
- Refresh!
 - Periodically read each cell
 - (forcing write-back)

Volatile Memory Comparison



- | | |
|---|---|
| <ul style="list-style-type: none"> <input type="checkbox"/> Larger cell <ul style="list-style-type: none"> ■ lower density, higher cost/bit <input type="checkbox"/> Non-destructive Read <input type="checkbox"/> No refresh required <input type="checkbox"/> Simple read \Rightarrow faster access <input type="checkbox"/> Standard IC process \Rightarrow natural for integration with logic <input type="checkbox"/> Non-multiplexed address lines <ul style="list-style-type: none"> ■ Density "low enough" to keep the number of address lines reasonable | <ul style="list-style-type: none"> <input type="checkbox"/> Smaller cell <ul style="list-style-type: none"> ■ higher density, lower cost/bit <input type="checkbox"/> Destructive Read <input type="checkbox"/> Needs periodic refresh <input type="checkbox"/> Complex read \Rightarrow longer access time <input type="checkbox"/> Special IC process \Rightarrow difficult to integrate with logic circuits <input type="checkbox"/> Multiplexed address lines <ul style="list-style-type: none"> ■ Density \gg SRAM density so would require lots of address lines |
|---|---|

DRAM Device Pin Outs

256K = 18 address bits
9 row address bits
9 column address bits

□ Cost Rules!

- Fewer pins, smaller package, less \$



□ So Multiplex

■ Data (In/Out)

- /WE asserted (low) for write
- /OE asserted (low) to enable output buffers


■ Address (Row/Column)

- /RAS (Row Address Strobe) asserted after row placed on address pins
- /CAS (Column Address Strobe) asserted after column placed on address pins



DRAM Organization


We want to keep row/column organization (square is good) but get devices of more than x1 bit wide



(from Bruce Jacob)

Internal DRAM Organization 2Mb as 256K x 8

Square keeps the wires short:
Power and speed advantages
Less RC, faster pre-charge and discharge → faster access time!



Select the addressed bit

Do this 8 times


DRAM Timing

DRAM Timing


- Read cycle - RAS + CAS
 - (RAS asserted) Entire row is latched in a data register
 - (CAS asserted) Data in register is multiplexed to output
 - (RAS de-asserted) Data in data register is rewritten to row in array
 - (CAS de-asserted) Output is released
- Write cycle - RAS + WE + CAS
 - (RAS asserted) Entire row is latched in data register
 - (WE asserted) Data to be written is stable
 - (CAS asserted) Write Data to register
 - (WE de-asserted) Data to be written is no longer stable
 - (RAS de-asserted) Data in data register is rewritten to row in array
 - (CAS de-asserted) Operation complete
- Refresh cycle - RAS Only
 - (RAS asserted) Entire row is latched in data register
 - (RAS de-asserted) The data in the register is rewritten to row in array

DRAM Read Timing

- Every DRAM access begins at:
 - The assertion of the /RAS
- After the row access is complete, /CAS is asserted



DRAM Write Timing




Key DRAM Timing Parameters

- t_{RCD} : RAS to CAS Delay
 - Minimum time between RAS asserted and CAS asserted
- t_{CAC} : Column Access Time
 - Delay from falling /CAS to valid data out
- t_{RAC} : Random Access Delay **Determines Latency**
 - Minimum time from /RAS falling to valid data output
 - Quoted as the speed of a DRAM
 - $t_{\text{RAC}} = t_{\text{RCD}} + t_{\text{CAC}}$
- t_{RAS} : Row Address Strobe
 - Minimum time /RAS must be maintained
- t_{RP} : Row Pre-Charge Delay
 - Minimum time to pre-charge before /RAS can be asserted again
- t_{RC} : Row Cycle Time **Determines Bandwidth**
 - Minimum time between successive row accesses
 - $t_{\text{RC}} = t_{\text{RAS}} + t_{\text{RP}}$

DRAM Evolution



DRAM Evolution...A Technology Timeline



- FPM – Fast Page Mode (< 1995)
- EDO – Extended Data Out (1996 – 1999)
- BEDO – Burst Extended Data Out
- SDRAM – Synchronous DRAM (>1995)
 - SDRAM
 - DDR SDRAM (double data rate)
 - DDR2
 - DDR3
 - DDR4
- Other DRAM technologies
 - Rambus DRAM (RDRAM)
 - Concurrent Rambus DRAM
 - Direct Rambus DRAM (DRDRAM)
- Numerous Specialty DRAMs not shown
 - Virtual Channel Memory (VCDRAM)
 - Enhanced SDRAM (ESDRAM)
 - MoSys 1T-SRAM
 - Reduced Latency DRAM (RLDRAM)
 - Fast Cycle DRAM (FCRAM)


By 2002 most PCs were shipping with SDRAM and DDR SDRAM
By 2015 PCs were shipping with DDR4 in volume...and still are

Conventional DRAM Read Timing





Fast Page Mode DRAM Read Timing

- Innovation – Hold entire row (page) in sense amplifiers
- Benefit – CPU can access each column in row without providing row address (and pre-charging) each time





Extended Data Out DRAM Read Timing

- Innovation – Add latch between sense amplifiers and output pins
- Benefit – Can begin pre-charging sooner (data from prior access remains valid)





Burst EDO DRAM Read Timing

- Innovation – DRAM provides column data sequentially
- Benefit – No need to transfer column address on each read



Synchronous DRAM Read Timing

- Innovation – Pipeline access, command interface (vs. individual signals)
- Benefit – Simplified timing, command interface,...



SDRAM (Synchronous DRAM)

- ❑ Adopted for Pentium use
- ❑ Synchronous (clocked) interface
- ❑ RAS, CAS, WE, CS signals combined to make “command”
- ❑ Burst read/write
 - Initial latency, then data every clock cycle
- ❑ Internal interleaved banks allow multiple rows (pages) to be “open” for read/write
- ❑ Ideal for cache line fill when bus width < cache line size

SDRAM Details

- Multiple “banks” of cell arrays are used to reduce access time:
 - Ex: Each bank is 4K rows by 512 “columns” by 16 bits
 - Read and Write operations are split into row access followed by column access
- These operations are controlled by sending commands
 - Commands are sent using the RAS, CAS, CS, & WE pins.
- Address pins are “time multiplexed”
 - During RAS operation, address lines select the bank and row
 - During CAS operation, address lines select the column.
- “**ACTIVATE**” command “opens” a bank/row for operation
 - Transfers contents of the entire row to a buffer
- Subsequent “**READ**” or “**WRITE**” commands access the contents of the row buffer
- For burst reads and writes during “**READ**” or “**WRITE**” the starting address of the block is supplied.
 - Burst length is programmable as 1, 2, 4, 8 or a “full page” (entire row) with a burst terminate option
- Special commands are used for initialization (burst options etc.)
- A burst operation takes ≈ 4 (address/read row) + n cycles (for n words)