



	Copyright Notice
CS 410/510 ¹⁰⁰¹⁰¹⁰ ¹⁰¹¹¹¹ ¹⁰¹¹¹¹ ¹⁰¹¹¹¹ ¹⁰¹¹⁰¹ Languages & Low-Level Programming	 These slides are distributed under the Creative Commons Attribution 3.0 License
	• You are free:
Mark P Jones	• to share—to copy, distribute and transmit the work
Portland State University	• to remix—to adapt the work
	 under the following conditions:
Fall 2018	 Attribution: You must attribute the work (but not in any way that suggests that the author endorses you or your use of the work) as follows: "Courtesy of Mark P. Jones, Portland State University"
Week 6: L4 Implementation	
1	The complete license text can be found at http://creativecommons.org/licenses/by/3.0/legalcode 2


 Introducing "pork" pork = the "Portland Oregon Research Kernel" An implementation of (a subset of) L4 X.2 Similar API to Pistachio, but specific to IA32 platform Written around the start of 2007 "I have almost all the pieces that I need to build an L4 kernel perhaps I should try putting them together?" 		Performance Benchmarking: Pingpong, Pistachio, and Pork
• Built using the techniques we have seen so far in this course	3	


















Summary


Comparison	Range
Pork/Pistachio (Inter-AS)	1.17 – 1.35
Pork/Pistachio (Intra-AS)	1.42 – 1.65
Inter-AS/Intra-AS (Pork)	1.58 – 1.70
Inter-AS/Intra-AS (Pistachio)	1.30 - 1.40

- IPC in Pork is slower than Pistachio (17-65%)
- Overhead for crossing address spaces is higher in pork than Pistachio (65% vs 35%)


Performance Tuning Opportunities?

- Are there opportunities for performance-tuning pork to reduce the gap?
- Inter-AS: pistachio = 1274.66 + 2.27n (least squares) pork = 1512.57 + 6n
- Intra-AS: pistachio = 756.54 + 2.21n (least squares) pork = 1073.54 + 6.11n
- Example: pork takes ~6 cycles to transfer a machine word, where Pistachio uses around ~2







	Introducing "pork"
	 pork = the "Portland Oregon Research Kernel"
	• An implementation of (a subset of) L4 X.2
Implementing pork	Similar API to Pistachio, but specific to IA32 platform
1 01	• Written around the start of 2007
	 "I have almost all the pieces that I need to build an L4 kernel perhaps I should try putting them together?"
	• Built using the techniques we have seen so far in this course
	• let's take a tour!
25	26




Descriptors and handlers for exceptions:	# Add descriptors for hardware irgs:
ntr 0, divideError	 .equ IRQ BASE, 0x20 # lowest hw irq number
ntr 1, debug	
ntr 2, nmiInterrupt	.irp num, 0x21,0x22,0x23, 0x24,0x25,0x26,0x27, \
ntr 3, breakpoint	0x28,0x29,0x2a,0x2b, 0x2c,0x2d,0x2e,0x2f
ntr 4, overflow	<pre>intr \num, service=hardwareIRQ, err=(\num-IRQ_BASE)</pre>
	.endr
ntr 5, boundRangeExceeded	
ntr 6, invalidOpcode	intr 0x20, timerInterrupt
ntr 7, deviceNotAvailable	
ntr 8, doubleFault, err=HWERR ntr 9, coprocessorSegmentOverrun	
ntr 9, coprocessorSegmentOverrun	
ntr 10, invalidTSS, err=HWERR	
ntr 11, segmentNotPresent, err=HWERR	
ntr 12, stackSegmentFault, err=HWERR	
ntr 13, generalProtection, err=HWERR	
ntr 14, pageFault, err=HWERR	
/ Slot 15 is Intel Reserved	
ntr 16, floatingPointError	
ntr 17, alignmentCheck, err=HWERR	
ntr 18, machineCheck	
<pre>ntr 19, simdFloatingPointException</pre>	
/ Slots 20-31 are Intel Reserved	
, broch iv of and incer Reberved	

<pre># These are the only idt # from user mode without # so they will be tagged intr INT_THREADCONTRO intr INT_SPACECONTROL intr INT_IPC,</pre>	L, threadControl, err spaceControl, err ipc, err schangeRegisters, err threadSwitch, err unmap, err processorControl, err memoryControl, err	ow to be called tection fault, =NOERR, dpl=3 =NOERR, dpl=3 =NOERR, dpl=3 =NOERR, dpl=3 =NOERR, dpl=3 =NOERR, dpl=3	Poor system Calls Internates Escoption
			Shared (Kernel) State





.mac .lor .enc kerr .mac .lor .enc	<pre>long KERNEL_ID # Kernel Descriptor macro kernelGenDate day, month, year long (\year-2000)<<9 (\month<<5) \day endm ernelGenDate day=4, month=2, year=2007 macro kernelVer ver, subser, subsubver long (((\ver<8) \subver)<<16) \subsubver</pre>	long .long .long .long .long # Priv.	<pre>(spaceControlEntry - Kip) (threadControlEntry - Kip) (jecEntry - Kip) (exchangeRegistersEntry - Kip) (threadSwitchEntry - Kip)</pre>
	ernelVer ver=1, subver=2, subsubver=0	ret threadControlEntry: int ret 	<pre>rileged system call entry points: 128 \$INT_SPACECONTROL \$INT_THREADCONTROL tem call entry points:</pre>
			SINT_IPC
			\$INT_THREADSWITCH



Flexpages	 Flexpages (fpages) A generalized form of "page" that can vary in size: Ipage (b, 2°) b/2¹⁰ (22/54) s (0) 0 r w x Includes both 4KB pages and 4MB superpages as special cases Also includes special cases to represent the full address space (complete) and the empty address space (nilpage): complete 0 (22/54) s = 1 (6) 0 r w x nilpage 0 (22/54) S = 1 (6) 0 r w x nilpage 0 (22/54) S = 1 (6) 0 r w x N = 1 (6) 0 r w x N = 100 0 r w x
41	42

Example


× 128KB 128K								
 	64K 64K							
3	32K 32K				32	2K	32	2K
в	16K	I6K	I6K	16K	I6K	I6K	16K	I 6K
6 x 8KB 8K								
B 41	<4K4K4K	4K 4K 4K 4K	4K4K4K4K	4K4K4K4K	4K4K4K4K	4К4К4К4К	4K4K4K4K	4K 4K 4K 4K
fle>	pages	overla	p, then	one in	cludes	the oth	ner	


Flexpage implementation


44


<pre>void initSpaces() { // Basic consistency checks: ASSERT(mask(unsigned)Kip,PAGESIZE) == 0, "KIP alignment ef ASSERT(KIPAREASIZE), "KIP size error" ASSERT(UKIPEnd-Kip) <= (1<<kipareasize), "kip="" (i="12;" 0;="" <="" =="" and="" area="" arrays.="" assert(utcbsize="" error"="" for="" fpage="" fpmask[1]="-0;" fpmask[i]="k;" fpsize[1]="32;" fpsize[i]="fpmask[i]" i++)="" i;="" i<="32;" i<64;="" initialize="" k="(k<<1) 1;" mask="" pre="" size="" unsigned="" {="" }=""></kipareasize),></pre>	error"); '); 'rror");	Memory Management	
	45		46

Kernel Memory Allocator	Why alloc1()?
 void initMemory(void); The kernel reserves a pool of 4K pages as part of the initialization process. 	 A function f that requires the allocation of up to N pages (but never more) has a name of the form fN A function that calls fN() will aithor:
 void* allocPage1(void); Allocates a single page from the kernel pool 	 A function that calls fN() will either: Call availPages(N) beforehand
 void freePage(void* p); Returns a single page to the kernel pool 	 Have a name of the form gM, where M is N plus the number of additional pages that gM might require
 bool availPages(unsigned n); Checks to see if there are (at least) n free pages 	 Goal: minimize number of checks for free pages Reduce code size
 Around ~150 lines of code, most in initMemory() 	Improve performance
• No automatic GC in pork	• Fewer places to write error handling code
47	48














Scheduling data structures: runqueue































Example: IPCs from page faults Page fault protocol ENTRY pageFault() { asm(" movl %%cr2, %0\n" : "=r"(current->faultCode)); • When a thread triggers a page fault, the kernel translates that event into an IPC to the thread's pager: if (current->space==sigma0Space && sigma0map(current->faultCode)) { printf("sigma0 case succeeded!\n"); To Pager faulting user-level IP (32/64) MR $_2$ } else { ThreadId pagerId = current->utcb->pager; fault address (32/64) if (pagerId==nilthread) { haltThread(current); MR₁ else if (sendPhase(PageFault, current, pagerId)) { removeRunable(current); // Block current if message already delivered current->status = Receiving(PageFault); $-2_{(12/44)}$ 0 r w x $0_{(4)}$ $t = 0_{(6)}$ $u = 2_{(6)}$ MR o • The pager can respond by sending back a reply with a new } mapping ... that also restarts the faulting thread: , refreshSpace(); reschedule(); 3 From Pager MapItem / GrantItem MR 1,2 $0_{(4)}$ $t = 2_{(6)}$ $u = 0_{(6)}$ MR₀ $0_{(16/48)}$ 79 80

