

¹¹⁰⁰¹⁰¹⁰ CS 410/510

Languages & Low-Level Programming

Mark P Jones Portland State University

Fall 2018


Week 4: Memory Management


Copyright Notice


- These slides are distributed under the Creative Commons Attribution 3.0 License
- You are free:
 - to share—to copy, distribute and transmit the work
 - to remix—to adapt the work
- under the following conditions:
 - Attribution: You must attribute the work (but not in any way that suggests that the author endorses you or your use of the work) as follows: "Courtesy of Mark P. Jones, Portland State University"

The complete license text can be found at http://creativecommons.org/licenses/by/3.0/legalcode

1







Port I/O in the IA32 instruction set

- The IA32 has a 16 bit I/O Port address space
- The hardware can use the same address bus and data bus with a signal to distinguish between memory and port access
- You can write a byte/short/word to an I/O port using:

```
out[b|w|1] [%al,%ax,%eax], [imm8|%dx]
```

(use imm8 for 8 bit port numbers, otherwise use %dx)

• You can read a byte/short/word from an I/O port using:

```
in[b|w|1] [imm8|%dx], [%al,%ax,%eax]
```

Port I/O using gcc inline assembly

```
static inline void outb(short port, byte b) {
    asm volatile("outb %1, %0\n" :: "dN"(port), "a"(b));
}
static inline byte inb(short port) {
    unsigned char b;
    asm volatile("inb %1, %0\n" : "=a"(b) : "dN"(port));
    return b;
}
• Arcane syntax, general form:
    asm ( template : output operands : input operands : clobbered registers );
• Operand constraints include:
    "d" (use %edx), "a" (use %eax), "N" (imm8 constant),
    "=" (write only), "r" (register), ...
```


9

The role of inline assembly


- We can already call assembly code from C and vice versa by following calling conventions like the System V ABI
- Inline assembly allows for even tighter integration between C and assembly code: code can be inlined, can have an impact on register allocation, etc...
- But there is essentially no checking of the arguments: it's up to the programmer to specify the correct list of clobbered registers to ensure correct semantics
- Programmers might want to check the generated code ...
- How can a general language provide access to essential machine specific instructions and registers?


Standard port numbers on the PC platform

Port Range	Device
0x00-0x1f	First DMA controller (8237)
0x20-0x3f	Programmable Interrupt Controller (PICI) (8259A)
0x40-0x5f	Programmable Interval Timer (PIT) (8253/8254)
0x60-0x6f	Keyboard (8042)
0x70-0x7f	Real Time Clock (RTC)
0×80-0×9f	DMA ports, Refresh
0xa0-0xbf	Programmable Interrupt Controller (PIC2) (8259A)
0xc0-0xdf	Second DMA controller (8237)
0x3f0-0x3f7	Primary floppy disk drive controller
0x3f8-0x3ff	Serial Port I
0 0 0	



To the datasheet!






Serial port output in assembly


	.set	PORTCOM1, 0x3f8
serial	_ ~	
	pushl pushl	Read the line status register
1:	movw inb	<pre>\$(PORTCOM1+5), %dx %dx, %al # Wait for port to be ready</pre>
	andb jz	^{\$0x60} , ^{\$a1} check for available transmitter register
	movw movb outb	<pre>\$PORTCOM1, %dx # Output the character 12(%esp), %al %al, %dx</pre>
	cmpb jnz	<pre>\$0xa, %al # Was it a newline? 2f</pre>
	movw	\$(PORTCOM1+5), %dx
1:	inb andb jz	<pre>%dx, %al # Wait again for port to be ready \$0x60, %al 1b</pre>
	movw movb outb	<pre>\$PORTCOM1, %dx # Send a carriage return \$0xd, %al %al, %dx</pre>
2:	popl	*edx
	popl ret	seax I6


Reading datasheets


- Datasheets present detailed technical information in a very terse format
- Unless you are already familiar with the details, and just looking for a reference, it can be hard to find the information you need
- But persevere, and practice; this can be a useful skill
- One thing you'll often see is that computer systems typically only use a fraction of the available functionality(/transistors)
- Sample code, from the manufacturers, or on the web, can also be very useful!


Interrupts











•equ	IRQ_BASE,	0x20	# lowest	hw irq number	
.equ .equ	PIC_1, PIC_2,	0x20 0xa0			
.macro movb	initpic po \$0x11, %	rt, base, i al	nfo, init	s) to initialize lize + will be s	
movb			CW2: Interro	upt vector offse	t
	%al, \$(\]	<pre>%al # 0 port+1 BASE, 0x</pre>) X f 1 1 1 1 7 6 5 4 iti mask all but IRQ2 ma	b 1 0 1 1 3 2 1 0 sked out
ret					28

Enabling and disabling individual IRQs

• Individual IRQs are enabled by clearing the mask bit in the corresponding PIC:

```
static inline void enableIRQ(byte irq) {
    if (irq&8) {
        outb(0xa1, ~(1<<(irq&7)) & inb(0xa1));
    } else {
        outb(0x21, ~(1<<(irq&7)) & inb(0x21));
    }
}</pre>
```

• IRQs are disabled by setting the mask bit in the corresponding PIC:

```
static inline void disableIRQ(byte irq) {
    if (irq&8) {
        outb(0xa1, (1<<(irq&7)) | inb(0xa1));
    } else {
        outb(0x21, (1<<(irq&7)) | inb(0x21));
    }
}</pre>
```

29

IRQ handling lifecycle

- Install handler for IRQ in IDT
- Use the PIC to enable that specific IRQ (the CPU will still ignore the interrupt if the IF flag is clear)
- If the interrupt is triggered, disable the IRQ and send an EOI (end of interrupt) to reenable the PIC for other IRQs:

```
static inline void maskAckIRQ(byte irq) {
    if (irq&8) {
        outb(0xa1, (1<<(irq&7)) | inb(0xa1));
        outb(0xa0, 0x60|(irq&7)); // EOI to PIC2
        outb(0x20, 0x62); // EOI for IRQ2 on PIC1
    } else {
        outb(0x21, (1<<(irq&7)) | inb(0x21));
        outb(0x20, 0x60|(irq&7)); // EOI to PIC1
    }
}</pre>
```

• When the interrupt has been handled, reenable the IRQ


Timers

The programmable interval timer (PIT)

- The IBM PC included an Intel 8253/54 programmable interval timer (PIT) chip
- The PIT was clocked at 1,193,181.8181Hz, for compatibility with the NTSC TV standard
- The PIT provides three counter/timers. On the PC, these were used to handle:
 - Counter 0: Timer interrupts
 - Counter I: DRAM refresh
 - Counter 2: Playing tones via the PC's speaker

... continued

• The PIT is programmed by sending a control word to port 0x43 followed by a two byte counter value (lsb first) to port 0x40.




• Each timer/counter runs in one of six modes.

33

Example: Programming the PIT

To configure for timer interrupts:




Time stamp counter

- Modern Intel CPUs include a 64 bit time stamp counter that tracks the number of cycles since reset
- The current TSC value can be read in edx:eax using the rdtsc instruction
- rdtsc is privileged, but the CPU can be configured to allow access to rdtsc in user level code
- Can use differences in TSC value before and after an event to measure elapsed time
- But beware of complications related to multiprocessor systems; power management (e.g., variable clock speed); ...

35

• ... and virtualization (e.g., QEMU, VirtualBox, ...)



http://www.minuszerodegrees.net/5150/early/5150_early.htm





- ... so there is no way that the "Somebody set my flag ..." message could appear
- ... the compiler could delete the code after the while loop ...

The second user program

```
unsigned flag = 0;
for (i=0; i<600; i++) {
    ...
}
printf("My flag is at 0x%x\n", &flag);
while (flag==0) {
    /* do nothing */
    /* do nothing */
    printf("Somebody set my flag to %d!\n", flag);
...
for (i=0; i<1200; i++) {
</pre>
```

```
...
}
unsigned* flagAddr = (unsigned*)0x4025b0;
printf("flagAddr = 0x%x\n", flagAddr);
*flagAddr = 1234;
printf("\n\nUser2 code does not return\n");
for (;;) { /* Don't return! */
}
```

39

user2

Marking the flag as volatile

```
volatile unsigned flag = 0;
                                                            user
for (i=0; i<600; i++) {</pre>
}
printf("My flag is at 0x%x\n", &flag);
while (flag==0) {
                      "My flag is at 0x4025b0"
  /* do nothing */
}
printf("Somebody set my flag to %d!\n", flag);
           "Somebody set my flag to 1234!"
for (i=0; i<1200; i++) {</pre>
                                                          user2
}
unsigned* flagAddr = (unsigned*)0x4025b0;
printf("flagAddr = 0x%x\n", flagAddr);
*flagAddr = 1234;
printf("\n\nUser2 code does not return\n");
for (;;) { /* Don't return! */
}
```

The volatile modifier

- Under normal circumstances, a C compiler can treat an expression like x+x as being equivalent to 2*x:
 - There is no way for the value in x to change from one side of the + to the other (no intervening assignments)
 - The compiler can replace two attempts to read x with a single read, without changing the behavior of the code
- Marking a variable as volatile indicates that the compiler should allow for the possibility that the stored value might change from one read to the next
- \bullet The volatile modifier is often necessary when working with memory mapped I/O

Unresolved issues

Issues with the Week 3 lab example


- Although we are running in protected mode, we are using segments that span the full address space, so there is **no true protection** between the different programs
- Address space layout is ad hoc: different programs load and run at different addresses; there is no consistency
- We had to choose different (but essentially arbitrary) start addresses for user and user2, even when they were just two copies of the same program
- Why should worries about low level memory layout & size propagate in to the design of higher-level applications?
- Our user programs included duplicate code (e.g., each one has its own implementation of printf). How can we support sharing of common code or data between multiple programs?

43

Paging


Paging


- "All problems in computer science can be solved by another level of indirection" (David Wheeler)
- Partition the address space in to a collection of "pages"
- Translate between addresses in some idealized "virtual address space" and "physical addresses" to memory.



Example

• Suppose that we partition our memory into 8 pages:





• Individual page directory entries (PDEs) specify a 10 bit physical super page address plus some additional control bits

Page tables

- A table describing translations for all 4KB pages would require 2²⁰ entries
- With four bytes per entry, a full page table would take 4MB
- Most programs are small, at least in comparison to the full address space

 \implies most address spaces are fairly sparse


• is there a more compact way to represent their page tables?


Example

- Suppose that our memory is partitioned in to 64 pages
- But we are only use a small number of those pages...
- ... in fact, only a small number of the rows

0	I	2	3	4	5	6	7
8	9	10	Ш	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

• Then we can represent the full table more compactly as a tree:





- A typical address space can now be described by a page directory plus one or two page tables (i.e., 4-12KB)
- Can mix pages and super pages for more flexibility

51

CR3, PDEs, PTEs

							-	-							
31 3	0 29 28 27 26 25 24 23 22	21 20 19 18 17	16 15 14 13	12	11 10 9	8	7	6	5	4	3	2	1	0	
	Address of page directory ¹					nore	ed			P C D	PW T	lg	nore	ed	CR3
	Bits 31:22 of address of 4MB page frame	Reserved (must be 0)	Bits 39:32 of address ²	P A T	lgnored	G	1	D	A	P C D	PW T	U / S	R / W	1	PDE: 4MB page
	Address of page table Ignored D A P W / K / D T S W									1	PDE: page table				
	Ignored										<u>0</u>	PDE: not present			
	Address of 4KB page frame $\begin{bmatrix} Ignored \\ T \end{bmatrix} \begin{bmatrix} P \\ A \\ T \end{bmatrix} \begin{bmatrix} A \\ C \\ D \end{bmatrix} \begin{bmatrix} P \\ Z \\ S \end{bmatrix} \begin{bmatrix} U \\ Z \\ V \end{bmatrix} \begin{bmatrix} R \\ Z \\ S \end{bmatrix} \begin{bmatrix} V \\ Z \\ S \end{bmatrix} \begin{bmatrix} V \\ Z \\ S \end{bmatrix} \begin{bmatrix} P \\ Z \\ S \end{bmatrix} \begin{bmatrix} V \\ Z \\ Z \end{bmatrix} \begin{bmatrix} V \\ Z \\ Z \end{bmatrix} \begin{bmatrix} V \\ Z \\ Z \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ Z \\ Z \end{bmatrix} \begin{bmatrix} V \\ Z \\ Z \end{bmatrix} \begin{bmatrix} V \\ Z \\ Z \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ Z \\ Z \end{bmatrix} \begin{bmatrix} V \\ Z \\ Z \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ Z \\ $								<u>1</u>	PTE: 4KB page					
	Ignored								<u>0</u>	PTE: not present					


Figure 4-4. Formats of CR3 and Paging-Structure Entries with 32-Bit Paging


Details


- Paging structures use physical addresses
- P(resent) bit 0 is used to mark valid entries (an OS can use the remaining "ignored" fields to store extra information)
- Hardware updates D(irty) and A(ccessed) bits to track usage
- R/W bits allow regions of memory to be marked "read only"
- S/U bits allow regions of memory to be restricted to "supervisor" access only (rather than general "user")
- G(lobal) bit allows pages to be marked as appearing in every address space
- PCD and PWD bits control caching behavior


The translation lookaside buffer (TLB)

- Recall that the IA32 tracks current segment base and limit values in hidden registers to allow for faster access
- A more sophisticated form of cache, called the **translation lookaside buffer** (TLB), is used to keep track of active mappings within the CPU's memory management unit
- Programmers typically ignore the TLB:"it just works"
- But not so in programs that modify page directories and page tables: extra steps are required to ensure that the TLB is updated to reflect changes in the page table
 - Loading a value in to CR3 will flush the TLB
 - the "invlpg addr" instruction removes TLB entries for a specific address









```
Details (Part I)
• Constants to describe the virtual address space
    KERNEL_SPACE
                   # Kernel space starts at 3GB
    KERNEL LOAD
                   = 0 \times 00100000
                                    # Kernel loads at 1MB
• The kernel is configured to load at a low physical address but
 run at a high virtual address:
    OUTPUT FORMAT(elf32-i386)
    ENTRY(physentry)
    SECTIONS {
      physentry = entry - KERNEL SPACE;
      . = KERNEL LOAD + KERNEL SPACE;
      .text ALIGN(0x1000) : AT(ADDR(.text) - KERNEL SPACE) {
        _text_start = .; *(.text) *(.handlers) _text_end = .;
        *(.rodata*)
        *(.data)
        _start_bss = .; *(COMMON) *(.bss) _end_bss = .;
      }
    }
                                                                           63
Details (Part 2)
• Reserve space for an initial page directory structure:
            .data
            .align (1<<PAGESIZE)</pre>
    initdir:.space 4096
                                  # Initial page directory

    Zero all entries in the table:

                   (initdir-KERNEL_SPACE), %edi
            leal
                   %edi, %esi
            movl
                                # save in %esi
                   $1024, %ecx
           movl
                                # Zero out complete page directory
           movl
                   $0, %eax
    1:
           movl
                   %eax, (%edi)
           addl
                  $4, %edi
           decl
                   %ecx
            jnz
                   1b
                                                                           64
```

Details (Part 3)

•

• Install the lower and upper mappings in the initial page directory structure:

	movl movl movl	<pre>%esi, %edi \$(PHYSMAP>>SUPE \$(PERMS_KERNELS)</pre>	, ·
1:	movl addl addl decl	\$4, %edi \$(4<<20), %eax	L_SPACE>>SUPERSIZE))(%edi) # move to next page dir slots # entry for next superpage to be mapped
Load the	e CR3	register:	
	movl	%esi, %cr3	<pre># Set page directory</pre>
	orl	<pre>%cr4, %eax \$(1<<4), %eax %eax, %cr4</pre>	<pre># Enable super pages (CR4 bit 4)</pre>

65


• Turn on paging:


	movl orl movl	<pre>%cr0, %eax \$((1<<31) (1<<0)), %eax %eax, %cr0</pre>	<pre># Turn on paging (1<<31) # and protection (1<<0)</pre>	
	movl jmp	\$high, %eax *%eax	<pre># Make jump into kernel space</pre>	
high:	leal	kernelstack, %esp	<pre># Now running at high addresses # Set up initial kernel stack</pre>	

• And now that's out of the way, the kernel can get down to work ...

Page faults

- If program tries to access an address that is either not mapped, or that it is not permitted to use, then a page fault exception (14) occurs
- The address triggering the exception is loaded in to CR2
- Details of the fault are in the error code in the context:





67