NICTA L4-embedded Kernel Reference Manual

Version NICTA N1

National ICT Australia Embedded Real-Time and Operating Systems Program (ERTOS) Kensington Research Laboratory, Sydney 14spec@ertos.nicta.com.au

> Based on Reference Manual for L4 X.2 System Architecture Group Dept. of Computer Science Universität Karlsruhe (L4Ka Team) 14spec@14ka.org

> > Document Revision 2 October 7, 2005

Copyright © 2001–2004, System Architecture Group, Department of Computer Science, Universität Karlsruhe. Copyright © 2005, National ICT Australia Ltd.

THIS SPECIFICATION IS PROVIDED "AS IS" WITHOUT ANY WARRANTIES, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OF ANY PROPOSAL, SPECIFI-CATION OR SAMPLE.

Permission to copy and distribute verbatim copies of this specification in any medium for any purpose without fee or royalty is hereby granted. No right to create modifications or derivatives is granted by this license. This specification may change at any time, without notice. The latest revision of this document is available at http://ertos.nicta.com.au/.

Contents

Al	out This Manual	v
	Introductory Remarks	. v
	Understanding This Document	. vi
	Notation	. vii
	Using the API	. viii
	Revision History	. ix
		_
1	Basic Kernel Interface	1
	1.1 Kernel Interface Page	
	1.2 KERNELINTERFACE	
	1.3 Virtual Registers	. 11
2	Threads	13
4	2.1 ThreadId	
	2.1 Threaded	
	2.3 ExchangeRegisters	
	2.4 THREADCONTROL	
	2.4 IHREADCONTROL	. 24
3	Scheduling	29
5	3.1 ThreadSwitch	
	3.2 Schedule	
	3.3 Preempt Flags	
	3.5 Treenpt rags	. 54
4	Address Spaces and Mapping	35
	4.1 Fpage	. 36
	4.2 UNMAP	
	4.3 SpaceControl	. 41
5	IPC	45
	5.1 Messages And Message Registers (MRs)	. 46
	5.2 MapItem	. 50
	5.3 GrantItem	. 52
	5.4 IPC Control Registers (TCRs)	. 53
	5.5 IPC	. 55
6	Miscellaneous	61
	6.1 ExceptionHandler	
	6.2 Cop Flags	
	6.3 PROCESSORCONTROL	. 64
	6.4 MemoryControl	. 66
_		
7	Protocols	
	7.1 Thread Start Protocol	
	7.2 Interrupt Protocol	
	7.3 Pagefault Protocol	
	7.4 Preemption Protocol	
	7.5 Exception Protocol	
	7.6 Sigma0 RPC protocol	
	7.7 Generic Booting	. 78

iv

Α	IA-32 InterfaceA.1 Virtual RegistersA.2 SystemcallsA.3 Kernel FeaturesA.4 IO-PortsA.5 Space ControlA.6 Memory AttributesA.7 Exception Message FormatA.8 Processor MirroringA.9 Booting	. 84 . 87 . 88 . 89 . 90 . 91 . 92
В	MIPS-64 InterfaceB.1Virtual RegistersB.2SystemcallsB.3Memory AttributesB.4Exception Message FormatB.5Exchange RegistersB.6Booting	98 103 104 106
С	ARM InterfaceC.1Virtual RegistersC.2SystemcallsC.3Kernel FeaturesC.4Memory AttributesC.5Space ControlC.6Exchange RegistersC.7Exception Message FormatC.8Thumb mode extensionsC.9Booting	. 112 . 115 . 116 . 117 . 118 . 119 . 121
D	Generic BootInfo D.1 Generic BootInfo D.2 BootInfo Records	
E	Development Remarks E.1 Exception Handling	129 . 129
Та	ble of Procs, Types, and Constants	131
In	dex	137

About This Manual

Introductory Remarks

Purpose of This Document

This L4 Reference Manual serves as defining document for all L4 APIs and ABIs. Primarily, it addresses L4 microkernel implementors as API/ABI suppliers and code-generator or library implementors as API/ABI users. The reference manual assumes intimate knowledge of basic L4 concepts and hardware architecture. Its key point is precise definition, not explanation and illustration. The

L4 User Manual

is intended to support programmers using L4. It explains and illustrates fundamental concepts and describes in more detail how (and why) to use which function, etc.

Maintainers

The document is maintained by the following members of the NICTA Team:

- Carl van Schaik (Carl.vanSchaik@nicta.com.au)
- Ben Leslie (Ben.Leslie@nicta.com.au)

The document is based on the work of the L4Ka Team:

- Uwe Dannowski (ud3@ira.uka.de)
- Joshua LeVasseur (jtl@ira.uka.de)
- Espen Skoglund (esk@ira.uka.de)
- Volkmar Uhlig (volkmar@ira.uka.de)

Credits

This is subsequently based on a final draft by **Jochen Liedtke**. It reflects his outstanding work on the L4 microkernel and systems research in general. Only his vision of system design made this work possible. Jochen defined the state of the art of microkernel design for nearly a decade. We thank him for his support and try to continue the work in his spirit.

Helpful contributions for improving this reference manual and the L4 interface came from many persons, in particular from Alan Au, Marcus Brinkmann, Kevin Elphinstone, Philip Derrin, Bryan Ford, Andreas Haeberlen, Hermann Härtig, Gernot Heiser, Michael Hohmuth, Trent Jaeger, Jork Löser, Frank Mehnert, Yoonho Park, Marc Salem, Sebastian Schönberg, Cristan Szmajda, Harvey Tuch, Marcus Völp, Neal Walfield, Adam Wiggins, Simon Winwood, and Jean Wolter. vi

Document History

draft by Jochen Liedtke	??/?? - 06/01
review by L4Ka Team	06/01 - 09/01
L4 developers review	Q4/01
release	01/02
NICTA L4-embedded	09/05

Understanding This Document

This L4 Reference Manual defines the generic API for all 32-bit and 64-bit machines. As such, the generic reference manual is independent of specific processor architectures. It is complemented by processor-specific ABI specifications. Some of them can be found in the appendix of this document.

In this document, we differentiate between Logical Interface, Generic Binary Interface, Generic Programming Interface, Convenience Programming Interface and Processor-specific Binary Interface.

Logical Interface The logical interface defines all concepts and logical objects such as system-call operations, logical data objects, data types and their semantics. Altogether, they form the logical L4 API.

Generic Binary Interface

Binary representations of most data types and generic data objects are defined independently of specific processors (although there are two different versions, one for 32-bit and a second one for 64-bit processors). Both versions together form the generic binary interface of L4.

From a purist point of view, logical interface plus generic binary interface could be regarded as a complete specification of the hardware-independent L4 microkernel interface. However, for ease-of-use and standardization reasons, the mentioned two fundamental interfaces are complemented by two more interface classes:

Generic Programming Interface

The generic programming interface defines the objects of the logical interface and the generic binary interface as pseudo C++ classes. The language bindings for regular C is for the most part identical to C++. For the cases where the C language causes function naming conflicts, the C version of the function name is given in brackets.

For the time being, only the C and C++ versions of the API are specified. The concrete syntax of other language interfaces will be left open. Later on, all language bindings will be included in the generic programming interface.

Convenience Programming Interface

This interface is not part of the L4 microkernel specification in the strict sense. All of its data types and procedures can be implemented using the generic programming interface. Strictly speaking, it is an interface on top of the microkernel that makes the most common operations more easily usable for the programmer.

It is important to understand that convenience and ease-of-use, not completeness, is the criterion for this interface. The convenience programming interface supports programmers by offering operations that together cover about 95% of the required microkernel functionality. For the remaining 5%, the programmer has to use the basic (not so convenient) operations of the generic programming interface.

Obviously, the convenience programming interface is not mandatory. Consequently, from a minimalist point of view, there is no need to include it in the generic L4 specification.

Nevertheless, for reasons of standardization and thus portability of software, every complete L4 language binding has to include the entire convenience programming interface.

Implementation remark: Although the convenience interface *can* be completely implemented on top of the generic programming interface, i.e., processor independently, the implementor of the convenience interface *may* implement it hardware-dependently and thus incorporate any optimization that becomes possible through a specific processor-specific binary interface.

The last interface class is not part of the generic L4 API specification.

Processor-specific Binary Interface

Defines the processor-specific binary interface.

Notation

Basic Data Types

This reference manual describes the L4 API and ABI for both 32-bit and 64-bit processors. The data type Word denotes a 32-bit unsigned integer on a 32-bit processor and a 64-bit unsigned integer on a 64-bit processor. Word64, Word32, and Word16 denote 64, 32, and 16-bit words independent of the processor type.

Privileged Threads

Some system calls can only be executed by privileged threads. Any thread belonging to the same address space as one of the initial threads created by the kernel upon boot-time (see page 78) are treated as privileged.

Bit Fields

 \sim

 \equiv

Bit-field lengths are denoted as subscripts (i/j) where *i* relates to a 32-bit processor and *j* to a 64-bit processor. Bit-field subscripts (i) specify bit fields that have the same size for both 32-bit and 64-bit processors. Byte offsets are given as $\pm i / \pm j$ for 32-bit and 64-bit processors. If all bit-fields of a specified word only adds up to 32 bits, the remaining upper 32 bits on 64-bit processors are *undefined* or *ignored*.

Undefined, Ignored, and Unchanged

Output parameters or bit fields can be *undefined*. Corresponding parameters or fields are denoted by \sim . They have no defined value on output, i.e., they may have any value or may even be unaccessible. Any algorithm relying on the value of undefined parameters or bit fields is defined to be incorrect.

Input parameters or bit fields can be specified as *ignored*, denoted by –. Such parameters or fields can hold any value without affecting the invoked service. – is also used to define bit fields that are available for additional information. For example, fpage denotations contain some ignored bits that are used for access control bits in some system calls.

In processor-specific interfaces, registers are sometimes defined to be unchanged. This is denoted by \equiv .

Upward Compatibility

The following holds for future API versions and sub-versions that are specified as *upward-compatible* to the current version.

Output parameters and bit fields.

Fields currently defined as undefined (\sim) may be specified as defined. Such newly defined fields will only deliver additional information. They can be ignored if the system call is used exactly like specified in the current API.

Input parameters and bit fields.

Fields currently defined as ignored (–) may be specified as defined. However, the content of such fields will be only relevant for newly defined features. Such fields will be ignored if a system call is used with the "old" semantics specified in this API.

Using the API

Naming

A programmer can use all function, type, and constant definitions defined in the generic and convenience programming interfaces throughout this manual. All definitions must, however, be prefixed with the string "L4_" and type names must contain the "_t" suffix (e.g., use "L4_Ipc ()" and "L4_MsgTag_t" rather than "Ipc ()" and "MsgTag"). The interfaces are currently only defined for C++ and C. In some cases the naming used for function names causes conflicts in the C language. These conflicts must be resolved using the alternative name specified in brackets after the function definition.

Include Files

The relevant include files containing the required definitions and declarations are specified in the beginning of the generic and convenience interface sections. In general there is one include file for each chapter in the manual. If only the basic L4 data types are needed they can be included using <14/types.h>.

Revision History

L4Ka X.2

Revision 1

Initial revision.

- Clarified the specification of the kernel-interface page and kernel configuration page magic.
- UntypedWords and StringItems Acceptor constants collided with function UntypedWords(MsgTag) and StringItems(MsgTag) function declaration. Renamed to UntypedWordsAcceptor and StringItemsAcceptor.
- Changed kernel ids for L4Ka kernels.
- Fixed return types for operators on the Time type.
- Changed wrx access rights in fpages to rwx. Also changed WRX reference bits in fpages returned from UNMAP system call to RWX.
- Renamed Put functions operating on MsgBuffer to Append.
- Address space deletion is now performed by deleting the last thread of an AS. This makes creation and deletion symmetrical (via ThreadControl). Before, all threads but the last were deleted by ThreadControl, and the last by SpaceControl.
- Added functions for creating ThreadIDs and for retrieving version and thread numbers from them. Fixed size of MyLocalId and MyGlobalId TCRs.
- Specified that the first three thread version numbers available for user threads are dedicated to σ_0 , σ_1 , and root task respectively.
- Changed the encoding of μ in the magic field of the KIP back to 0xE6 to be compatible with previous versions of the kernel.
- Changed memory descriptors (e.g., dedicated memory) in the kernel-interface page and kernel configuration page to use an array of typed descriptors instead of a static number of predefined ones.
- Added an appendix for the PowerPC interface.
- Added Niltag MsgTag constant.
- Decreased size of MsgBuffer structure to 32.
- Changed single Fpage& argument of Unmap() and Flush() into pass by value.
- Changed the ia32 kernel feature string "small" to "smallspaces".
- Added appendix for the ia64 interface.
- Changed the ia32 IPC and LIPC ABI to be better suitable for common hardware featuring sysenter/sysexit and gcc.
- Added ProcDesc convenience functions.
- Specified which include files to use for the various parts of the API.
- Allow privileged threads to access ia32 Model-Specific Registers.

- Changed the ia64 ABI for system-call links and the IPC and LIPC system-calls.
- The UTCB location of a new thread is now explicitly specified by a parameter to the THREADCONTROL system-call.
- Added C versions of conflicting function names.
- Added a number of convenience functions for fpages, map items, grant items, string items and kernel interface page fields.
- Added description of the send base in map and grant items.
- Changed subversion numbering for Version X.2 and Version 4 API.
- Renamed the XferTimeout TCR to XferTimeouts and split into separate send and receive timeouts.
- Added two thread specific words to each the architecture specific TCR sections. These words are free to be used by, e.g., IDL compilers.
- Changed name of L4Ka kernels to the official name. Added L4Ka::Strawberry.
- Added appendices for Alpha and MIPS64.

Revision 3

- Clarified description of the supplier field in the kernel-interface page.
- Added NumMemoryDescriptors() convenience function.
- Clarified the return value of MemoryDescType() function.
- Fixed faulty specification of Wait_Timeout() and ReplyWait_Timeout().
- Added a new *h*-flag to *control* parameter in the EXCHANGEREGISTERS system-call. The *h*-flag controls whether the resume/halt flag should be ignored or not.
- Changed parameter type of TimePeriod() from "int" to "Word64".
- Fixed typo in specification of the MsgTag input/output IPC parameter.
- Added comment to IPC system-call about the read-once semantics of message registers.
- Added member name "raw" to all L4 types declared as structs.
- Renamed start() and stop() functions to Start() and Stop().
- Describe semantics of undefined UTCB memory regions.
- The first 10 message registers on PowerPC are now defined as backed by physical registers.
- The first 9 message registers on Alpha are now defined as backed by physical registers.
- Fixed MR₀ register allocation for IA32 syscalls and adapted syscalls accordingly.

- Added appendix for AMD64.
- Changed MIPS64 IPC ABI to include 9 message registers.
- Added SYSTEMCLOCK syscall for MIPS64.
- Clarified the fact that an interrupt thread may be the originator thread during IPC propagation.
- Added appendix for SPARC v9.
- The high field of memory descriptors now specify the last addressable byte in the memory region.

Revision 5

- The ErrorCode TCR is now a generic placeholder for error descriptions of failed system-calls.
- MEMORYCONTROL now returns a result parameter.
- Defined error codes for various system-calls (EXCHANGEREGISTERS, THREADCONTROL, SCHEDULE, SPACECON-TROL, PROCESSORCONTROL and MEMORYCONTROL).
- Defined convenience definitions for error code values.
- Changed the IA32 SYSTEMCLOCK ABI to clobber the EDI register.
- Specify that the KIP area and the UTCB area of an address space must not overlap.
- For the PowerPC system call trap exception IPC, use a message label of -5, and preserve register LR.
- The EXCHANGEREGISTERS system-call can no longer activate an inactive thread.
- The Fpage argument to Set_Rights() is now passed by reference.
- Fixed inconsistencies about the number of available buffer registers.
- Renamed Void to void, Char to char, and bool to Bool.
- The Start() convenience function now aborts any ongoing IPC operations.
- The Unmap() and Flush() convenience functions operating on a single fpage now deliver the status bits of the modified fpage.
- MIPS64 now uses the k0 (\$26) register for holding the UTCB address.
- Added two new memory types for MEMORYCONTROL on MIPS64.
- Added appendix for generic BootInfo.
- Make it clear that it is not possible to activate a thread in an address space which has not been properly configured with SPACECONTROL
- Added appendix for ARM.
- If using a 64 bit kernel, define second 32 bit word of kernel interface page to 0.
- Changed the ABI for the PowerPC system calls UNMAP and MEMORYCONTROL .

- Removed *control* parameter from PROCESSORCONTROL system call binding and from the PROCESSORCONTROL Alpha system call ABI.
- Added delivery parameter to EXCHANGEREGISTERS controlling whether the syscall should deliver the thread's old values or not. Targeted at MP systems.
- Added operators for adding and subtracting two Clock values.
- Specified that σ_0 also understands the pagefault protocol, and that anonymous σ_0 requests will only regard conventional memory as available.
- Added ARM general exception IPC message format
- Changes MIPS64 syscall exception IPC message format to closer match the general exception message format

NICTA N1

Revision 1

This version of the specification is characterized by the following main changes.

- Removal of Long IPC (string copy).
- Added Async Notification.
- Removed timeouts and SYSTEMCLOCK syscall.
- Provide redirectors on a per thread basis.
- Provide fewer message registers.

Detailed changes.

- Started NICTA N1 version.
- Removed SYSTEMCLOCK syscall.
- Added API Version 0x86 as NICTA Experimental.
- ReadPrecision of ClockInfo field in KIP undefined.
- Defined UTCB and KIP info in KIP to allow non-user controlled areas.
- Added 'NICT' kernel supplier ID.
- Modified ClockInfo to contain only SchedulePrecision().
- Removed ReadPrecision() convenience function.
- SchedulePrecision() description.
- Added VirtualRegsInfo field in KIP.
- Removed Buffer registers.
- Added NotifyMask, NotifyBits, Acceptor, Preempted IP and PreemptCallback IP to TCRs.
- Removed XferTimeouts from TCRs.
- Added new access function for new TCR fields, removed XferTimeouts.
- Added from, nv bits to EXCHANGEREGISTERS control word.
- Added Copy_XXX_regs convenience functions for EXCHANGEREGISTERS.
- Added SendRedirector and ReceiveRedirector arguments and descriptions to THREADCONTROL .
- Added remark about UtcbLocation for ARM in THREADCONTROL.
- Added error code 9 ErrInvalidRedirector for THREADCONTROL.
- Removed sections Clock, SYSTEMCLOCK and Time from chapter Scheduling.
- Removed argument *time control* from SCHEDULE syscall.
- Change argument preemption control to not used in SCHEDULE.
- Added TimeControl values which are passed for SCHEDULE .
- Modified *Timeslice()* and *SetTimeslice* convenience functions.
- Removed Id bits from PreemptFlags.
- Changed functionality of s bit in PreemptFlags.

- Remove EnablePreemptionFaultException(), DisablePreemptionFaultException(), DisablePreemption(), EnablePreemption() and PreemptionPending() functions.
- Add *EnablePreemprionCallback()*, *DisablePreemptionCallback()*, *PreemptedIP()* and *Set_PreemptCallbackIP()* functions.
- Removed Redirector argument from SPACECONTROL.
- Added comment about ARM KernelInferfacePageArea and UtcbArea for SPACECONTROL.
- Changed number of Message Registers to be architecture defined and indicated in KIP.
- Updated description of *u* bit in *MsgTag* to cover case where number of untyped word exceeds number of message registers.
- Removed String IPC.
- Reserved typed-items previously describing StringItems.
- Updated message registers convenience functions removed StringItems.
- Removed StringItem and String Buffers And Buffer Registers sections.
- Removed 'C' bit from typed messages.
- Added section IPC Control Registers.
- Removed Timeouts field from IPC syscall.
- Updated description of IPC to include Asynchronous notification and to remove Timeouts. Timeouts replaced with blocking / non-blocking semantics.
- Updated description of LIPC .
- Modified MsgTag to include a asynchronous notification, r receive block and s send block operation.
- Removed description of XferTimeouts TCR from IPC.
- Modified *ErrorCode* in IPC to have a 4-bit error value. Removed *offset* field.
- Removed section on Pagefaults in IPC .
- Added AsynchIpc() and WaitAsynch() programming interface functions for IPC.
- Updated all Convenience Programming Interface functions for new IPC syscall functionality.
- Remove reference to BR0 from ExceptionHandler.
- Change acceptor from BR0 to TCR in Pagefault Protocol.
- Remove clock payload from Preemption Protocol and change description.
- Change description of Dedicated memory to "device memory".
- Add Acceptor, NotifyBits, Notify mask to ia32,ARM,mips64 TCRs.
- Remove Buffer Registers from ia32,ARM,mips64 architectures.
- Remove SYSTEMCLOCK syscall from ia32,ARM,mips64 architectures.
- Add SendRedirector and ReceiveRedirector from THREADCONTROL in ia32, ARM, mips64 architectures.
- Remove *time control* argument from SCHEDULE in ia32, ARM, mips64 architectures.
- Remove Timeouts argument from IPC and LIPC in ia32, ARM, mips64 architectures.
- Remove Redirector argument from SPACECONTROL in ia32, ARM, mips64 architectures.
- Add ts len / total quantum arguments to SCHEDULE in ia32, ARM, mips64 architectures.
- Add Exchange Registers section to mips64 and ARM architectures.
- Rearrange ARM UTCB layout.
- Fix ARM/MIPS64 utcb location details.

- Add extra fields in ARM section Memory Attributes.
- Add *vspace* extension for SPACECONTROL on ARM.
- Rearrange ARM exception message format.
- Add *Thumb mode extensions* section for ARM architecture.

- Fix mips64 IPC and LIPC calls.
- Fix unknown link in tex file.

Chapter 1

Basic Kernel Interface

1.1 Kernel Interface Page [Data Structure]

The kernel-interface page contains API and kernel version data, system descriptors including memory descriptors, and system-call links. The remainder of the page is undefined.

The page is a microkernel object. It is directly mapped through the microkernel into each address space upon address space creation. It is *not* mapped by a pager, can *not* be mapped or granted to another address space and can *not* be unmapped. The creator of a new address space can specify the address where the kernel interface page has to be mapped. This address will remain constant through the lifetime of that address space. Any thread can obtain the address of the kernel interface page through the KERNELINTERFACE system call (see page 7).

	L4 versi	on parts		
Supplier	KernelVer	KernelGenDate	KernelId	KernDescPt
				_
		InternalFreq	ExternalFreq	ProcDescPt
		Memor	ryDesc	MemDescPtr
~	Schedule SC	THREADSWITCH SC	Reserved	+F0 / +1E0
EXCHANGEREGISTERS SC	UNMAP SC	Lipc <i>SC</i>	IPC SC	+E0 / +1C0
MemoryControl pSC	PROCESSORCONTROL pSC	THREADCONTROL <i>pSC</i>	SPACECONTROL <i>pSC</i>	+D0 / +1A0
ProcessorInfo	PageInfo	ThreadInfo	ClockInfo	+C0 / +180
ProcDescPtr	BootInfo	^		+B0 / +160
KipAreaInfo	UtcbInfo	VirtualRegInfo	~	+A0 / +140
	^	J		+90 / +120
	^	J		+80 / +100
	^	J		+70 / +E0
	^	J		+60 / +C0
·	~	MemoryInfo	~	+50 / +A0
	^	J		+40 / +80
	^	J		+30 / +60
	^	J		+20 / +40
	^	J		+10 / +20
KernDescPtr	API Flags	API Version	0 _(0/32) 'K' 230 '4' 'L	·] +C
+C / +18	+8 / +10	+4 / +8	+0)

Version/id number convention: Version/subversion/subsubversion numbers and id/subid numbers with the most significant bit 0 denote official versions/ids and are globally unique through all suppliers. Version/id numbers that have the most significant bit set to 1 denote experimental versions/ids and may be unique only in the context of a supplier.

API Description

API Version	version (8)	subversio	$n_{(8)} \sim (16)$	
	version subve	ersion		
	0x02	Ve	ersion 2	
	0x83 0x	80 Ex	xperimental Version X.0	
	0x83 0x	81 Ex	xperimental Version X.1	
	0x84 n	ev Ex	xperimental Version X.2 (Revision rev	/)
	0x85 r	ev Di	resden	
	0x86 r	ev 🛛 🛛 NI	ICTA N1 (Revision rev)	
	0x04 n	ev Ve	ersion 4 (Revision rev)	
API Flags		~	(28/60)	ee
ee	= 00 : little endia = 01 : big endian	<i>,</i>		
ww	= 00 : 32-bit API = 01 : 64-bit API	,		
	mode since the <i>ee</i> of the API Flags i kernel interface j little/big endian m	e field reside s different to page is not nodes. ection is ena	e used directly to differentiate betwee es in different bytes for both modes. Fi for 32-bit and 64-bit modes. In summ sufficient to securely differentiate b abled through the KERNELINTERFAC gister.	urthermore, the offset address hary, a direct inspection of the between 32/64-bit modes and

System Description

ProcessorInfo	s (4)	\sim (12/44)	$processors - 1_{(16)}$	
S	fields for	the first processo	bied by a single processor description or is denoted by <i>ProcDescPtr</i> . Description of the previous one.	

processors

Number of available system processors.

PageInfo

page-size mask $_{(22/54)}$ \sim $_{(7)}$

page-size mask

If bit k - 10 of the page-size mask field (bit k of the entire word) is set to 1 hardware and kernel support pages of size 2^k . If the bit is 0 hardware and/or kernel do not support pages of size 2^k . Note that fpages of size 2^k can be used, even if 2^k is no supported hardware page size. Information about supported hardware page sizes is only a performance hint.

r w x

r w x Identifies the supported access rights (read, write, execute) that can be set independently of other access rights. A 1-bit signals that the right can be set and reset on a mapped page. For rwx = 010, only write permission could be controlled orthogonally. The processor would implicitly permit read and execute access on any mapped page. For rwx = 111, all three rights could be set and reset independently.

ThreadInfo UserBase (12) SystemBase (12) t (8)	
--	--

Number of valid thread-number bits. The thread number field may be larger but only bits $0 \dots t - 1$ are significant for this kernel. Higher bits must all be 0.

UserBase

t

Lowest thread number available for user threads (see page 14). The first three thread numbers will be used for the initial thread of σ_0 , σ_1 , and root task respectively (see page 78). The version numbers (see page 14) for these initial threads will equal to one.

SystemBase

Lowest thread number used for system threads (see page 14). Thread numbers below this value denote hardware interrupts.

ClockInfo	\sim (0/32) SchedulePrecision (32)						
ScheduleF	Specifies the vided that n	no thread of		ual priority is			d on a wakeup time (pro- rupts are enabled).
UtcbInfo	~ (10	0/42)	$s_{(6)}$	$a_{(6)}$	m	^l (10)	
S	the total nu	mber of the	reads k to $2^a r$		size of 0 i	ndicates that	of the UTCB area limits the UTCB is not part of
m	UTCB size	multiplier.					
a	The UTCB	location m	ust be aligned	d to 2^a . The to	otal size r	equired for o	one UTCB is $2^a m$.
VirtualRegInfo			$\sim_{(26/58)}$			$n - 1_{(6)}$]
n	The numbe	er of messag	ge registers su	pported by the	e kernel.		
KipAreaInfo			$\sim_{(26/58)}$			$s_{(6)}$]
8				ge area for an a ss space and c			A size of 0 indicates that see page 41).
BootInfo	the kernel or read the field	configuration	on page (see p kernel interf	age 78). Post- ace page. Its v	-initializa value is n	tion code, e.	into the BootInfo field of g., a root server can later ed nor interpreted by the kernel initialization.

Processor Description

ProcDescPtr Points to an array containing a description for each system processor. The *ProcessorInfo* field contains the dimension of the array. *ProcDescPtr* is given as an address relative to the kernel interface page's base address.

ExternalFreq	External Bus frequency in kHz.
InternalFreq	Internal processor frequency in kHz.

Kernel Description

KernDescPtr Points to a region that contains 4 kernel-version words (see below) followed by a number of 0-terminated plain-text strings. The first plain-text string identifies the current kernel followed by further optional kernel-specific versioning information. The remaining plain-text strings identify architecture dependent kernel features (see architecture specific *Kernel Features* section). A zero length string (i.e., a string containing only a NUL-character ('\0')) terminates the list of feature descriptions.

KernelDescPtr is given as an address relative to the kernel interface page's base address.

id (8)	subid (8)	\sim (16)

Can be used to identify the microkernel.

id	subid	kernel	supplier
0	1	L4/486	GMD
0	2	L4/Pentium	IBM
0	3	L4/x86	UKa
1	1	L4/Mips	UNSW
2	1	L4/Alpha	TUD, UNSW
3	1	Fiasco	TUD
4	1	L4Ka::Hazelnut	UKa
4	2	L4Ka::Pistachio	UKa, UNSW, NICT
4	3	L4Ka::Strawberry	UKa
5	1	NICTA::Pistachio-embedded	NICT

KernelGenDate $\sim (16)$	48) year-2000 (7)	month (4)	day (5)	
---------------------------	-------------------	-----------	---------	--

Kernel generation date.

KernelVer	ver (8)	subver (8)	subsubver (16)	
	Can be used to related to the A	2	ernel version. Note that this kerr	nel version is not necessarily
Supplier	The four least kernel supplie	0	the supplier field specify a cha	racter string identifying the
	"GMD_"	GMD		
	"IBM_"	IBM Research		
	"UNSW"	University of New S	outh Wales, Sydney	
	"TUD」"	Technische Universi	tät Dresden	
	"UKa∟"	Universität Karlsruh	e (TH)	
	"NICT"	National ICT Austra	lia (NICTA)	

System-Call Links

 SC
 Link for normal system call.

 pSC
 Link for privileged system call, i.e., a system call that can only be performed by a privileged thread.

The system-call links specify how the application can invoke system-calls for the current microkernel. The interpretation of the system-call links is ABI specific, but will typically be addresses relative to the kernel interface page's base address where kernel provided system-call stubs are located.

Memory Description

MemoryInfo	MemDescPtr (16/32)	$n_{(16/32)}$

MemDescPtr

Location of first memory descriptor (as an offset relative to the kernel-interface page's base address). Subsequent memory descriptors are located directly following the first one. For memory descriptors that specify overlapping memory regions, later descriptors take precedence over earlier ones.

Number of memory descriptors.

MemoryDesc

n

$high/2^{10}_{(22/54)}$		$\sim_{(10)}$)	+4 / +8
$low/2^{10}_{\ (22/54)}$	$v \sim$	$t_{(4)}$	type $_{(4)}$	+0

- *high* Address of last byte in memory region. The ten least significant address bits are all hardwired to 1.
- *low* Address of first byte in memory region. The ten least significant address bits are all hardwired to 0.
- v Indicates whether memory descriptor refers to physical memory (v = 0) or virtual memory (v = 1).

type Identifies the type of the memory descriptor.

Type	Description
0x0	Undefined
0x1	Conventional memory
0x2	Reserved memory (i.e., reserved by kernel)
0x3	Dedicated memory (i.e., device memory)
0x4	Shared memory (i.e., available to all users)
0xE	Defined by boot loader
0xF	Architecture dependent

t, type = 0xE

The type of the memory descriptor is dependent on the bootloader. The t field specifies the exact semantics. Refer to boot loader specification for more info.

t, type = 0xF

The type of the memory descriptor is architecture dependent. The t field specifies the exact semantics. Refer to architecture specific part for more info.

t, $type \neq 0xE$, $type \neq 0xF$

The type of the memory descriptor is solely defined by the type field. The content of the t field is undefined.

1.2 KERNELINTERFACE [SIG

[Slow Systemcall]

void*	kernel interface page
Word	API Version
Word	API Flags
Word	KernelId

Delivers base address of the *kernel interface page, API version,* and *API flags.* The latter two values are copies of the corresponding fields in the kernel interface page. The API information is delivered in registers through this system call (a) to enable unrestricted structural changes of the kernel interface page in future versions, and (b) to enable secure detection of the kernel's endian mode (little/big) and word width (32/64).

The structure of the *kernel interface page* is described on page 2. The page is a microkernel object. It is directly mapped through the microkernel into each address space upon address-space creation. It is *not* mapped by a pager, can *not* be mapped or granted to another address space and can *not* be unmapped. The creator of a new address space can specify the address where the kernel interface page has to be mapped. This address will remain constant through the lifetime of that address space.

Any thread can determine the address of the kernel interface page through this system call. Since the system call may be slow it is highly recommended to store the address in a static variable for further use.

It is also possible to use a unique address for the kernel interface page in all address spaces of a (sub)system. Then, the kernel interface page can be accessed by fixed absolute addresses without using the current system call.

Besides other things, the page describes the current API, ABI, and microkernel version so that a server or an application can find out whether and how it can run on the current microkernel. Since the kernel interface page also contains APIand ABI-specific data for most other system calls the page's base address is typically required before any other system call can be used.

To enable version detection independently of the API and ABI, the current system call is guaranteed to work in all L4 versions. The systemcall code will never change and will be the same on compatible processors. (If a processor is upward compatible to multiple incompatible processors the kernel should offer multiple systemcall codes for this function.)

	Output Parameters	
kernel interface pa	e	
Ver X.1 and above	base address (32/64)	
	Kernel interface page address, always page aligned. 0 is no valid address.	
Ver X.0 and below	0 (32/64)	
	Older versions (2, X.0, etc.) do not include the kernel interface page as a kernel mapped pag No address is delivered.	e.
API Version	version $_{(8)}$ subversion $_{(8)}$ \sim $_{(16)}$	
	see page 3, "Kernel Interface Page"	
API Flags	$\sim_{(28/60)}$ ww ee	
	ee page 3, "Kernel Interface Page"	

KernelId	id (8)	subid (8)		\sim (16)	
	see page 5, "Kern	el Interface Page	,,,		
		Page	efaults		
No pagefaults will h	appen.				
	Ge	eneric Progra	mming In	iterface	
System-Call Fund		-	•		
#include <i4 k<="" td=""><td>kip.h></td><td></td><td></td><td></td><td></td></i4>	kip.h>				
void * Kernell a	nterface (Word& Api	Version, ApiFlag	s, KernelId)		
	Conv	venience Prog	gramming	J Interface	
Derived Function	IS:				
#include <14/k	kip.h>				
struct MEMOR	YDESC { Word raw	[2] }			
struct PROCD	Sesc { Word raw [4]	}			
void* Kernell i	<i>nterface</i> () Delivers a pointer	to the kernel int	erface page.		[GetKernelInterface]
Word ApiVersi	ion ()				
Word ApiFlag	s ()				
Word Kernelld	<i>t</i> ()				
void KernelGe	e nDate (void* Kernel	Interface, Word&	k year, montl	h, day)	
Word KernelV	ersion (void* Kernell	Interface)			
Word KernelS	<i>upplier</i> (<i>void</i> * <i>Kernel</i> Delivers the API plier.		s/Kernel Id/l	kernel generatior	n date/kernel version/kernel sup-
Word NumPro	ocessors (void* Kerne	elInterface)			
Word NumMe	<i>moryDescriptors</i> (voi Delivers number interface page.			n/number of me	mory descriptors in the kernel-
Word PageSize	eMask (void* Kernell	Interface)			
Word PageRig	<i>hts</i> (void* KernelInte Delivers supporte		e rights for t	he current kernel	/hardware architecture.
Word ThreadI	d Bits (void* Kernellr	nterface)			
	dSystemBase (void*				
Word ThreadI	dUserBase (void* Ke Delivers number of thread number for	of valid bits for th	read number	rs/lowest thread n	number for system threads/lowest

Word SchedulePr	<i>ecision</i> (void* KernelInterface) Delivers the maximal jitter for wakeups (in μ s).
Word UtcbAreaSi	zeLog2 (void* KernelInterface)
Word UtcbAlignm	nentLog2 (void* KernelInterface)
Word UtcbSize (<i>void* KernelInterface</i>) Delivers required minimum size of UTCB area/alignment requirement for UTCBs/size of a single UTCB.
Word KipAreaSize	eLog2 (void* KernelInterface)
	Delivers size of kernel interface page area.
Word BootInfo (void* KernelInterface)
_	Delivers the contents of the boot info field.
char* KernelVers	ionString (void* KernelInterface)
	Delivers the kernel version string.
char* Feature (v	<i>boid* KernelInterface, Word num</i>) Delivers the <i>num</i> th kernel feature string, or a null pointer if <i>num</i> exceeds the number of available feature strings.
MemoryDesc* M	e moryDesc (void* KernelInterface, Word num)
ž	Delivers the num th memory descriptor, or a null pointer if num exceeds the number of available descriptors.
ProcDesc* ProcD	Desc (void* KernelInterface, Word num)
	Delivers the <i>num</i> th processor descriptor, or a null pointer if <i>num</i> exceeds the number of processors of the system (see ProcessorInfo).

Support Functions:

 $\# include < \!\!l4\!/kip.h \!\!>$

Word UndefinedMemoryType

Word ConventionalMemoryType

Word ReservedMemoryType

Word DedicatedMemoryType

Word SharedMemoryType

Word BootLoaderSpecificMemoryType

Word ArchitectureSpecificMemoryType

Bool IsVirtual (MemoryDesc& m)	[IsMemoryDescVirtual]
Delivers true if memory descriptor specifies a virtual memory region.	
Word Type (MemoryDesc & m)	[MemoryDescType]
Word Low (MemoryDesc& m)	[MemoryDescLow]
Word High (MemoryDesc& m)	[MemoryDescHigh]
Delivers type ($t*16 + type$), low limit, and high limit of memory region	on.
int VirtualRegisters (void)	[VirtualRegInfoN]
Delivers the number of message registers supported by the kernel.	
Word ExternalFreq (ProcDesc& p)	[ProcDescExternalFreq]

[ProcDescInternalFreq]

1.3 Virtual Registers [Virtual Registers]

Virtual registers are implemented by the microkernel. They offer a fast interface to exchange data between the microkernel and user threads. Virtual registers are *registers* in the sense that they are static per-thread objects. Dependent on the specific processor type, they can be mapped to hardware registers or to memory locations. Mixtures, some virtual registers to hardware registers, some to memory are also possible. The ABI for virtual-register access depends on the specific processor type and on the virtual-register type, see architecture specific *Virtual Registers* section for specific hardware details.

There are two classes of virtual registers:

- Thread Control Registers (TCRs), see page 16
- Message Registers (MRs), see page 46

Loading illegal values into virtual registers, overwriting read-only virtual registers, or accessing virtual registers of other threads in the same address space (which may be physically possible if some are mapped to memory locations) is illegal and can have undefined effects on all threads of the current address space. However, since virtual registers can *not* be accessed across address spaces, they are safe from the kernel's point of view: Illegal accesses can like any other programming bug only compromise the originator's address space.

Remark: In general, virtual registers can only be addressed directly, not indirectly through pointers. The generic API therefore offers no operations for indirect virtual-register access. However, processor-specific code generators might use indirect access techniques if the ABI permits it.

VirtualRegInfo [KernelInterfacePage Field]

Defines information relating to the kernel virtual register implementation.

	~ (26/58)	$n - 1_{(6)}$
<i>n</i> The number of message registers supported by the kernel.		
<i>Remark:</i> This kernel specification is designed for embedded systems that are normally very conf and inherently application specific. Thus it is a valid assumption for the application to detects insufficient message registers supported by the kernel.		mption for the application to halt if it

Generic Programming Interface

#include <l4/message.h>

void StoreMR (int i, Word& w)
void LoadMR (int i, Word w)
Delivers/sets MR i.
void StoreMRs (int i, k, Word& [k] w)
void LoadMRs (int i, k, Word& [k] w)
Stores/loads MR i...i+k-1 to/from memory.

Chapter 2

Threads

2.1 ThreadId [Data Type]

Thread IDs identify threads and hardware interrupts. A thread ID can be *global* or *local*. Global thread IDs are unique through the entire system. They identify threads independently of the address space in which they are used. Local thread IDs exist per address space; the scope of a thread's local ID is only the thread's own address space. In different address spaces, the same local thread ID may identify different and unrelated threads.

Note that any thread has a global *and* a local thread ID. Both global and local thread IDs are encoded in a single word.

Global Thread ID

A global thread ID consists of a word, where 18 bits (32-bit processor) or 32 bits (64-bit processor) determine the thread number and 14 bits (32-bit processor) or 32 bits (64-bit processor) are available for a version number. At least one of the lowermost 6 version bits must be 1 to differentiate a global from a local thread ID.

User-thread numbers can be freely allocated within the interval [*UserBase*, 2^t), where t denotes the upper limit of thread IDs. The thread-number interval [*SystemBase*, *UserBase*) is reserved for L4-internal threads. Hardware interrupts are regarded as hardware-implemented threads. Consequently, they are identified by thread IDs. Their corresponding thread numbers are within the interval [0, SystemBase). The values *SystemBase*, *UserBase*, and t are published in the kernel interface page (see page 4).

global thread ID	thread no (18/32)	$version_{(14/32)} \neq 0 \pmod{64}$
global interrupt ID	intr no (18/32)	1 (14/32)

Global thread IDs have a version field whose content can be freely set by those threads that can create and delete threads. However, the lowermost 6 bits of the version must not all be 0, i.e. $v \mod 64 \neq 0$ must hold for every version v. For hardware interrupts, the version field is always 1.

The microkernel checks version fields whenever a thread is accessed through its global thread ID. However, the semantics of the version field are not defined by the microkernel. OS personalities are free to use this field for any purpose. For example, they may use it to make thread IDs unique in time.

Local Thread ID

Local thread IDs identify threads within the same address space. They are identified by the 6 lowermost bits being 0.

local thread ID	local id/64 _(26/58)	000000	I
-----------------	--------------------------------	--------	---

Special Thread IDs

Special IDs exist for *nilthread* and two wild cards. The thread ID *anythread* matches with any given thread ID, including all interrupt IDs. The ID *anylocalthread* matches all threads that reside in the same address space.

nilthread	0 (32/64)	
anythread	-1 (32/64)	
anylocalthread	-1 (26/58)	000000

Generic Programming Interface

#include <l4/thread.h>

struct THREADID { Word raw }

ThreadId **nilthread** ThreadId **anythread** ThreadId **anylocalthread**

ThreadId **GlobalId** (Word threadno, version) Delivers a thread ID with indicated thread and version number.

 Word Version (ThreadId t)

 Word ThreadNo (ThreadId t)

 Delivers version/thread number of indicated global thread ID.

Convenience Programming Interface

#include <l4/thread.h>

 Bool == (ThreadId l, r)
 [IsThreadEqual]

 Bool != (ThreadId l, r)
 [IsThreadNotEqual]

 Check if thread IDs match or differ. The result of comparing a local ID with a global ID will always indicate a mismatch, even if the IDs refer to the same thread.

Bool SameThreads (ThreadId l, r)

 $\{ \text{ GlobalId } (l) == \text{ GlobalId } (r) \}$

Check if thread IDs refer to the same thread. Also works if one ID is local and the other is global.

Bool IsNilThread (ThreadId t) { t == nilthread }

Bool IsLocalId (ThreadId t)

Bool **IsGlobalId** (ThreadId t) Check if thread ID is a local/global one.

ThreadId LocalId (ThreadId t)

[LocalIdOf]

ThreadId GlobalId (ThreadId t) [GlobalIdOf] Delivers the local/global ID of the specified local thread. Specifying a non-local thread delivers nilthread (see EXCHANGEREGISTERS, page 19).

ThreadId MyLocalId ()

ThreadId MyGlobalId ()

Delivers the local/global ID of the currently running thread (see TCRs, page 16).

ThreadId Myself ()

 $\left\{ \ MyGlobalId \ () \ \right\}$

2.2 Thread Control Registers (TCRs) [Virtual Registers]

TCRs are a fast mechanism to exchange relatively static control information between user thread and microkernel. TCRs are static non-transient per-thread registers.

NotifyMask (32/64)	W-only	see IPC
NotifyBits (32/64)	R/W	see IPC
Acceptor (32/64)	R/W	see IPC
PreemptedIP (32/64)	R-only	see Scheduling
PreemptCallbackIP (32/64)	R/W	see Scheduling
VirtualSender/ActualSender (32/64)	R/W	see IPC
IntendedReceiver (32/64)	R-only	see IPC
ErrorCode (32/64)	R-only	see system-calls
Preempt Flags (8)	R/W	see Scheduling
Cop Flags (8)	W-only	see Miscellaneous
ExceptionHandler (32/64)	R/W	see Miscellaneous
Pager (32/64)	R/W	see Protocols
UserDefinedHandle (32/64)	R/W	see Threads
ProcessorNo (32/64)	R-only	see Miscellaneous
MyLocalId (32/64)	R-only	see Threads, IPC
MyGlobalId (32/64)	R-only	see Threads, IPC

MyGlobalId	Global ID of the thread.
MyLocalId	Local ID of the thread.
ProcessorNo	The processor number on which the thread currently executes.

UserDefinedHandle

This field can be freely set and read by user threads. It can, e.g., be used for storing a thread number, a pointer to an additional user thread control block, etc.

Generic Programming Interface

The listed generic functions permit user code to access TCRs independently of the processor-specific TCR model. All functions are user-level functions; the microkernel is not involved.

#include <l4/thread.h>

ThreadId MyLocalId ()

ThreadId MyGlobalId ()

Delivers the local/global ID of the currently running thread (see TCRs, page 16).

ThreadId Myself ()

{ MyGlobalId () }

int ProcessorNo ()

Delivers the processor number the current thread is running on. Delivered value is a valid index into the processor description array (see Kernel Interface Page, page 4).

Word UserDefinedHandle ()

void Set_UserDefinedHandle (Word NewValue) Delivers/sets the user defined handle of the currently running thread.

ThreadId Pager ()

void **Set_Pager** (*ThreadId NewPager*) Delivers/sets the pager for the currently running thread.

ThreadId ExceptionHandler ()

void Set_ExceptionHandler (ThreadId NewHandler) Delivers/sets the exception handler for the currently running thread.

void Set_CopFlag (Word n)

void $Clr_CopFlag$ (Word n) Sets/clears coprocessor flag c_n .

Word ErrorCode ()

Delivers the error code of the last system-call.

- *ThreadId* IntendedReceiver () Delivers the intended receiver of last received IPC (see IPC, page 58).
- *ThreadId* ActualSender () Delivers the actual sender of the last propagated IPC (see IPC, page 58).

void **Set_VirtualSender** (*ThreadId t*) Sets the virtual sender for the next deceiving IPC (see IPC, page 58).

Word PreemptedIP ()

Delivers the IP of the thread at the last signalled preemption.

void Set_PreemptCallbackIP (Word ip) Sets the address for preemption callback.

Word NotifyMask ()

Delivers the current NotifyMask of the thread.

Word NotifyBits ()

Delivers the current NotifyBits of the thread.

void Set_NotifyMask (Word mask) Sets the NotifyMask.

void Set_NotifyBits (Word bits) Sets the NotifyBits field.

Code generators of IDL and other compilers are not restricted to the generic interface. They can use any processor-specific methods and optimizations to access TCRs.

2.3 EXCHANGEREGISTERS [Systemcall]

ThreadId	dest —	\rightarrow	ThreadId	result
Word	control		Word	control
Word	SP		Word	SP
Word	IP		Word	IP
Word	FLAGS		Word	FLAGS
ThreadId	pager		ThreadId	pager
Word	UserDefinedHandle		Word	UserDefinedHandle

Exchanges or reads a thread's *FLAGS*, *SP*, and *IP* hardware registers as well as *pager* and *UserDefinedHandle* TCRs. Furthermore, thread execution can be suspended or resumed. The destination thread must be an *active* thread (see page 24) residing in the invoker's address space.

Any *IP*, *SP*, or *FLAGS* modification changes the corresponding *user-level* registers of the addressed thread. In general, ongoing kernel activities are not influenced. However, a currently active IPC operation can be canceled or aborted. For details see the *SR*-bit specification below.

Modifications of the *pager* TCR and the *UserDefinedHandle* TCR become immediately effective, whether the destination thread executes in user mode or in kernel mode.

Input Parameters Thread ID of the addressed thread. This may be a local or a global ID. However, the addressed dest thread must reside in the current address space. Using a local thread ID might be substantially faster in some implementations. control 0 (3/19) rdhpufisSRHfrom (18/32)The s-flag refers to the SP register, i to IP, f to FLAGS, u to the UserDefinedHandle TCR, p to hpufisthe pager TCR, and h to the H-flag. If a flag is set to 1, the register/state is overwritten by the corresponding input parameter. Otherwise, the corresponding input parameter is ignored and the register/state is not modified. Controls whether the addressed thread's ongoing IPC operation should be canceled/aborted SRthrough the system call or not. An IPC operation of the addressed thread that is currently waiting to send a message or is sending S = 0a message will continue as usual. SP, IP or FLAGS modifications are delayed until the IPC operation terminates. An IPC operation of the addressed thread that is currently waiting to send a message will be S = 1canceled. An IPC operation that is currently sending a message will be aborted. An IPC operation of the addressed thread that is currently waiting to receive a message or is R = 0receiving a message will continue as usual. SP, IP or FLAGS modifications are delayed until the IPC operation terminates. An IPC operation of the addressed thread that is currently waiting to receive a message will be R = 1canceled. An IPC operation that is currently receiving a message will be aborted. HHalts/resumes the thread if h = 1. Ignored for h = 0. H = 0No effect if the thread was not halted. Otherwise, thread execution is resumed. User-level thread execution is halted. Note that ongoing IPCs and other kernel operations are H = 1not affected by H. (See SR for also aborting active IPC.)

)	EXCHANGEREGISTERS
d	If $d = 1$ the result parameters (<i>IP</i> , <i>SP</i> , <i>FLAGS</i> , UserDefinedHandle, pager, control) are delivered. If $d = 0$ the return values are undefined.
from	Specifies the thread number of the source-thread when $r = 1$.
r	If $r = 1$, user registers are copied from <i>from</i> to <i>dest</i> . The user's <i>IP</i> , <i>SP</i> are not copied. This is useful for implementing fork semantics.
SP	The current user-level stack pointer is set to SP if $s = 1$. Ignored for $s = 0$.
IP	The current user-level instruction pointer is set to IP if $i = 1$. Ignored for $i = 0$.
FLAGS	Sets the user-level processor flags of the thread if $f = 1$. Ignored for $f = 0$. The semantics of the <i>FLAGS</i> word depends on the processor type.
UserDefinedHand	le
5	Sets the thread's UserDefinedHandle TCR if $u = 1$. Ignored for $u = 0$.
pager	Sets the thread's <i>pager</i> TCR if $p = 1$. Ignored for $p = 0$.
	Output Parameters
result ≠ nilthread, in	nput parameter dest was a local thread ID global thread ID of the addressed thread. EXCHANGEREGISTERS succeeded.
result ≠ nilthread, in	nput parameter dest was a global thread ID
	<i>local</i> thread ID of the addressed thread. EXCHANGEREGISTERS succeeded.
result = nilthread	Operation failed. The ErrorCode TCR indicates the reason for the failure.
ErrorCode [TCR]	Set if <i>result</i> = <i>nilthread</i> . Undefined if <i>result</i> \neq <i>nilthread</i> .
= 2	Invalid thread. The <i>dest</i> parameter specified an invalid thread ID, an inactive thread, or a thread within a different address space.
control	0 (29/61) S R H
	The control parameter is only valid if $d = 1$ and undefined otherwise.
Н	Reports whether the addressed thread was halted $(H = 1)$ or not $(H = 0)$ when EXCHANGE-REGISTERS was invoked. Note that this output <i>control</i> bit is independent of the input parameter <i>control</i> .

SR Reports whether the addressed thread was within an IPC operation when EXCHANGEREGIS-TERS was invoked. A value of 0 reports that the addressed thread was not within a send phase (S = 0) or not within a receive phase (R = 0), respectively. Note that these output *control* bits are independent of the input parameter *control*.

R = 1	operation. Iff the input control word had $R = 1$ the IPC operation	
S = 1	Operation was executed while the addressed thread was within the tion. Iff the input control word had $S = 1$ the IPC operation was c	
SP	Old user-level stack pointer of the thread, if $d = 1$ and undefined	for $d = 0$.
IP	Old user-level instruction pointer of the thread, if $d = 1$ and under	fined for $d = 0$.
FLAGS	Old user-level flags of the thread, if $d = 1$ and undefined for $d = 1$ is processor specific.	0. The semantics of this wor
UserDefinedHa	<i>ndle</i> Old content of thread's <i>UserDefinedHandle</i> TCR, if $d = 1$ and un	defined for $d = 0$.
pager	Old content of thread's <i>pager</i> TCR, if $d = 1$ and undefined for $d = 1$	= 0.
No pagefaults will ha	Pagefaults appen.	
No pagefaults will ha System-Call Func #include <14/th	appen. Generic Programming Interface tion:	
System-Call Func #include <i4 th<br="">ThreadId Exch</i4>	appen. Generic Programming Interface tion: nread.h>	
System-Call Func #include <i4 th<br="">ThreadId Exch Word& old_control, o</i4>	appen. Generic Programming Interface tion: hread.h> bangeRegisters (ThreadId dest, Word control, sp, ip, flags, UserDej old_sp, old_ip, old_flags, old_UserDefinedHandle, ThreadId& old_page Convenience Programming Interface	
System-Call Func #include <i4 th<br="">ThreadId Exch Word& old_control, o</i4>	appen. Generic Programming Interface tion: nread.h> bangeRegisters (ThreadId dest, Word control, sp, ip, flags, UserDej bld_sp, old_ip, old_flags, old_UserDefinedHandle, ThreadId& old_page Convenience Programming Interface s:	
System-Call Func #include <i4 th<br="">ThreadId Exch Word& old_control, o Derived Functions #include <i4 td="" th<=""><td>appen. Generic Programming Interface tion: nread.h> bangeRegisters (ThreadId dest, Word control, sp, ip, flags, UserDej bld_sp, old_ip, old_flags, old_UserDefinedHandle, ThreadId& old_page Convenience Programming Interface s:</td><td>rr)</td></i4></i4>	appen. Generic Programming Interface tion: nread.h> bangeRegisters (ThreadId dest, Word control, sp, ip, flags, UserDej bld_sp, old_ip, old_flags, old_UserDefinedHandle, ThreadId& old_page Convenience Programming Interface s:	rr)
System-Call Func #include <i4 th<br="">ThreadId Exch Word& old_control, o Derived Functions #include <i4 td="" th<=""><td>appen.</td><td>rr) [GlobalIdOj</td></i4></i4>	appen.	rr) [GlobalIdOj
System-Call Func #include <14/th ThreadId Exch Word& old_control, of Derived Functions #include <14/th ThreadId Globa	appen. Generic Programming Interface tion: hread.h> hangeRegisters (ThreadId dest, Word control, sp, ip, flags, UserDej bld_sp, old_ip, old_flags, old_UserDefinedHandle, ThreadId& old_page Convenience Programming Interface s: hread.h> alld (ThreadId t) { if (IsLocalId (t)) ExchangeRegisters (t,0,) else t }	rr) [<i>GlobalIdO</i> j al thread delivers <i>nilthread</i> .
System-Call Func #include <14/th ThreadId Exch Word& old_control, of Derived Functions #include <14/th ThreadId Globa	appen. Generic Programming Interface tion: nread.h> hangeRegisters (ThreadId dest, Word control, sp, ip, flags, UserDejold_sp, old_flags, old_UserDefinedHandle, ThreadId& old_page Convenience Programming Interface s: nread.h> alld (ThreadId t) { if (IsLocalId (t)) ExchangeRegisters (t,0,) else t } Delivers global ID of specified local thread. Specifying a non-local IId (ThreadId t)	rr) [<i>GlobalIdOj</i> al thread delivers <i>nilthread</i> . [<i>LocalIdOj</i>

[PagerOf]

void **Set_UserDefinedHandle** (*ThreadId t, Word handle*) [Set_UserDefinedHandleOf] Delivers/sets the user defined handle of specified local thread. Result of specifying a non-local thread is undefined.

ThreadId **Pager** (ThreadId t) void Set_Pager (ThreadId t, p) [Set_PagerOf] Delivers/sets the pager for specified local thread. Result of specifying a non-local thread is undefined. void Start (ThreadId t) void Start (ThreadId t, Word sp, ip) [Start_SpIp] void Start (ThreadId t, Word sp, ip, flags) [Start_SpIpFlags] Resume execution of specified local thread (if halted). Abort any ongoing IPC operations. Optionally modify stack pointer, instruction pointer, and processor flags according to function parameters. Result of specifying a non-local thread is undefined. ThreadState **Stop** (ThreadId t) ThreadState **Stop** (ThreadId t, Word& sp, ip, flags) [Stop_SpIpFlags] Halt execution of specified local thread and return its current thread state. Do not abort any ongoing IPC operation. Optionally return thread's stack pointer, instruction pointer, and processor flags in output parameters. Result of specifying a non-local thread is undefined. ThreadState AbortReceive_and_stop (ThreadId t) ThreadState AbortReceive_and_stop (ThreadId t, Word& sp, ip, flags) [AbortReceive_and_stop_SpIpFlags] As stop (), except any ongoing IPC receive operation is immediately aborted.

ThreadState **AbortSend_and_stop** (*ThreadId t*)

ThreadState AbortSend_and_stop (ThreadId t, Word& sp, ip, flags) [AbortSend_and_stop_SpIpFlags] As stop (), except any ongoing IPC send operation is immediately aborted.

ThreadState AbortIpc_and_stop (ThreadId t)

ThreadState AbortIpc_and_stop (ThreadId t, Word& sp, ip, flags) [AbortIpc_and_stop_SpIpFlags] As stop (), except any ongoing IPC send or receive operations are immediately aborted.

void Copy_regs (ThreadId src, ThreadId dest)

void Copy_regs (ThreadId src, ThreadId dest, Word sp, ip)

[Copy_regs_SpIp]

Support Functions:

#include <l4/thread.h>

struct **THREADSTATE** { Word raw }

Bool ThreadWasHalted (ThreadState s)

Bool ThreadWasSending (ThreadState s)

Bool ThreadWasReceiving (ThreadState s)

Bool ThreadWasIpcing (ThreadState s) Query the thread state returned from one of the stop () functions.

Word ErrorCode ()

Word ErrInvalidThread

2.4 THREADCONTROL [Privileged Systemcall]

ThreadId	dest	\longrightarrow	Word	result
ThreadId	SpaceSpecifier			
ThreadId	scheduler			
ThreadId	pager			
ThreadId	SendRedirector			
ThreadId	ReceiveRedirector	r		
void*	UtcbLocation			

A privileged thread, e.g., the root server, can delete and create threads through this function. It can also modify the global thread ID (version field only) of an existing thread.

Threads can be created as *active* or *inactive* threads. Inactive threads do not execute but can be activated by active threads that execute in the same address space.

An actively created thread starts immediately by executing a short receive operation from its pager. (An active thread must have a pager.) The actively started thread expects a start message (MsgTag and two untyped words) from its pager. Once it receives the start message, it takes the value of MR₁ as its new *IP*, the value of MR₂ as its new *SP*, and then starts execution at user level with the received *IP* and *SP*.

Interrupt threads are treated as normal threads. They are active at system startup and can *not* be deleted or migrated into a different address space (i.e., SpaceSpecifier must be equal to the interrupt thread ID). When an interrupt occurs the interrupt thread sends an IPC to its pager and waits for an empty end-of-interrupt acknowledgment message (MR $_0$ =0). Interrupt threads never raise pagefaults. To deactivate interrupt message delivery the pager is set to the interrupt thread's own ID.

Input Parameters

dest Addressed thread. *Must be a global thread ID*. Only the thread number is effectively used to address the thread. If a thread with the specified thread number exists, its version bits are overwritten by the version bits of *dest id* and any ongoing IPC operations are aborted. Otherwise, the specified version bits are used for thread creations, i.e., a thread creation generates a thread with ID *dest*.

SpaceSpecifier \neq *nilthread*, *dest not existing*

Creation. The space specifier specifies in which address space the thread will reside. Since address space do not have own IDs, a thread ID is used as *SpaceSpecifier*. Its meaning is: the new thread should execute in the same address space as the thread *SpaceSpecifier*. The first thread in a new address space is created with *SpaceSpecifier = dest*. This operation implicitly creates a new empty address space. Note that the new address space is created with an empty UTCB and KIP area. The space creation *must* therefore be completed by a SPACECONTROL operation before the thread(s) can execute.

$SpaceSpecifier \neq nilthread, dest exists$

Modification Only. The addressed thread *dest* is neither deleted nor created. Modifications can change the version bits of the thread ID, the associated scheduler, the pager, the send/receive redirector or the associated address space, i.e., migrate the thread to a new address space.

SpaceSpecifier = nilthread, dest exists

Deletion. The addressed thread *dest* is deleted. Deleting the last thread of an address space implicitly also deletes the address space.

scheduler ≠ nilthread

Defines the scheduler thread that is permitted to schedule the addressed thread. Note that the scheduler thread must exist when the addressed thread starts executing.

_

_

scheduler = nilthre	<i>ad</i> The current scheduler association is not modified . This variant is illegal for a creating THREAD- CONTROL operation.
pager ≠ nilthread	The pager of <i>dest</i> is set to the specified thread. If <i>dest</i> was inactive before, it is <i>activated</i> .
pager = nilthread	The current pager association is not modified. If used with a creating THREADCONTROL operation, <i>dest</i> is created as an <i>inactive</i> thread.
SendRedirector =	nilthread
	The current send-redirector setting for the specified thread is not modified.
SendRedirector =	anythread The specified thread is allowed to send an IPC to any thread in the system.
SendRedirector ≠ :	anythread, \neq nilthread The specified thread is only allowed to send an IPC to a local thread or to a thread in the same address space as the specified send-redirector. All other send operations will be deflected to the redirector, the <i>redirected bit</i> (see page 58) in the received message will be set, and the <i>IntendedReceiver</i> TCR will indicate the intended receiver of the message.
ReceiveRedirector	<i>The current receive-redirector setting for the specified thread is not modified.</i>
ReceiveRedirector	<i>e = anythread</i> The specified thread is allowed to receive an IPC from any thread in the system.
ReceiveRedirector	\neq anythread, \neq nilthread The specified thread is only allowed to receive an IPC from a local thread or a thread in the same address space as the specified receive-redirector. All other send operations to the thread will be deflected to the redirector, the <i>redirected bit</i> (see page 58) in the received message will be set, and the <i>IntendedReceiver</i> TCR will indicate the intended receiver of the message.
<i>UtcbLocation ≠ -1</i>	The start address of the UTCB of the thread is set to UtcbLocation. Upon thread activation, the UTCB must fit entirely into the UTCB area of the configured address space, and must be properly aligned according to the UtcbInfo field of the kernel interface page. It is the application's responsibility to ensure that UTCBs of multiple threads do not overlap. Changing the UtcbLocation of an already active thread is an illegal operation. Note that since a newly created space has an empty UTCB area, it is not possible to activate a thread in an address space which has not been properly configured with SPACECONTROL. Note that if the <i>s</i> field of the UtcbInfo field is 0, then the location of the UTCB cannot be specified and is controlled by the kernel. In this case, a value of 0 for UtcbLocation must be provided to THREADCONTROL in order to activate a thread (see page 41).
UtcbLocation = -1	The UTCB location is not modified.

UtcbInfo [KernelInterfacePage Field]

Permits to calculate the appropriate page size of the UTCB area fpage and specifies the size and alignment of UTCBs. Note that the size restricts the total number of threads that can reside in an address space.

\sim (10/42)	$s_{(6)}$	$a_{(6)}$	$m_{(10)}$

s

The minimal *area size* for an address space's UTCB area is 2^s . The size of the UTCB area limits the total number of threads k to $2^a mk \le 2^s$.

m	UTCB size multiplier.
a	The UTCB location must be aligned to 2^a . The total size required for one UTCB is $2^a m$.
	Output Parameters
result	The result is 1 if the operation succeeded, otherwise the result is 0 and the ErrorCode TCR indicates the failure reason.
ErrorCode [TCR]	Set if $result = 0$. Undefined if $result \neq 0$.
= 1	No privilege. Current thread does not have have privilege to perform the operation.
=2	Unavailable thread. The <i>dest</i> parameter specified a kernel thread or an unavailable interrupt thread.
= 3	Invalid space. The <i>SpaceSpecifier</i> parameter specified an invalid thread ID, or activation of a thread in a not yet initialized space.
=4	Invalid scheduler. The <i>scheduler</i> parameter specified an invalid thread ID, or was set to <i>nilthread</i> for a creating THREADCONTROL operation.
= 6	Invalid UTCB location. <i>UtcbLocation</i> lies outside of UTCB area, or attempt to change the <i>UtcbLocation</i> for an already active thread.
= 8	Out of memory. Kernel was not able to allocate the resources required to perform the operation.

= 9 An invalid redirector thread ID was specified, or a redirection-loop was detected.

Pagefaults

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/thread.h>

Word **ThreadControl** (ThreadId dest, SpaceSpecifier, Scheduler, Pager, SendRedirector, ReceiveRedirector, void* UtcbLocation)

Convenience Programming Interface

Derived Functions:

#include <l4/thread.h>

Word AssociateInterrupt (ThreadId InterruptThread, InterruptHandler)
{ ThreadControl (InterruptThread, InterruptThread, nilthread, nilthread, -1) }

Associate a handler thread with the specified interrupt source.

Word DeassociateInterrupt (ThreadId InterruptThread)
 { ThreadControl (InterruptThread, InterruptThread, nilthread, nilthread, nilthread, -1) }

Remove association between the specified interrupt source and any potential handler thread.

void Set_SendRedirector (ThreadId Thread, ThreadId Redirector)
{ ThreadControl (Thread, Thread, nilthread, nilthread, Redirector, nilthread, -1) }

Set the send-redirector of the specified thread.

void Set_ReceiveRedirector (ThreadId Thread, ThreadId Redirector)
{ ThreadControl (Thread, Thread, nilthread, nilthread, nilthread, Redirector, -1) }

Set the receive-redirector of the specified thread.

Support Functions:

Word ErrorCode () Word ErrNoPrivilege Word ErrInvalidThread Word ErrInvalidSpace Word ErrInvalidScheduler Word ErrUtcbArea Word ErrNoMem Word ErrInvalidRedirector

THREADCONTROL

Chapter 3

Scheduling

3.1 THREADSWITCH [Systemcall]

ThreadId dest \longrightarrow void

The invoking thread releases the processor (non-preemptively) so that another ready thread can be processed.

dest = nilthreadProcessing switches to an undefined ready thread which is selected by the scheduler. (It might
be the invoking thread.) Since this is "ordinary" scheduling, the thread gets a new timeslice.dest ≠ nilthreadIf dest is ready, processing switches to this thread. In this "extraordinary" scheduling, the invok-
ing thread donates its remaining timeslice to the destination thread. (This one gets the donation
in addition to its ordinarily scheduled timeslices, if any.)
If the destination thread is not ready or resides on a different processor, the system call operates
as described for dest = nilthread.

Pagefaults

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/schedule.h>

void ThreadSwitch (ThreadId dest)

Convenience Programming Interface

Derived Functions:

#include <l4/schedule.h>

void Yield ()

{ ThreadSwitch (nilthread) }

Switch processing to a thread selected by the scheduler.

3.2 SCHEDULE [Systemcall]

ThreadId	dest	\longrightarrow	Word	result
Word	ts len		Word	ts len
Word	total quantum		Word	total quantum
Word	processor control			
Word	prio			

The system call can be used by schedulers to define the *priority, timeslice length*, and other scheduling parameters of threads. Furthermore, it delivers thread states.

The system call is only effective if the calling thread is defined as the destination thread's scheduler (see *thread control*, page 24).

Input Parameters				
dest	Destination thread ID. The destination rent thread must be defined as the dest the destination thread is not affected.	stination thread's	· ·	<i>,</i>
	eters have no effect if the supplied va . The following description always ref			esponding internal thread
prio	0 (24/56)		prio (8)]
	New priority for destination thread.	Must be less than	or equal to curre	ent thread's priority.
processor control	0 (16/48)	processor n	umber (16)]
processor number	Specifies the processor number to w must be valid, i.e., smaller than the page 3). Otherwise, the parameter is	e total number of	f processors (see	kernel interface page at
Time controls	Time values are specified as values measured in microseconds. The size of the values matches the word-size of the machine architecture. Thus on a 32-bit system, a maximal time of 71 minutes is allowed, and 64-bit systems have practically no limit.			
ts len	ts len (3	2/64)]
	New timeslice length for the destin encoded as 0. In that case, the thre slice. The specified value is always particular, a time period of 1 μ s resu that the timeslice length is not modif	ead never experie s rounded up to lts in the shortest	nces a preemption the nearest possible contract the second	on due to exhausted time ible timeslice length. In

total quantum

total quantum (32/64)

Defines the total quantum for the thread. Exhaustion of the total quantum results in an RPC to the thread's scheduler (i.e., the current thread). (Re)writing the total quantum re-initializes the quantum, independent of the already consumed total quantum. A total quantum of ∞ can be specified, encoded as 0. Specifying -1 means that the total quantum is not modified. Writing the total quantum reinitializes the current timeslice. After the quantum is exhausted, the thread is preempted while the quantum is reloaded with *ts len* for the next timeslice.

Output Parameters

result	~ (24/56)	tstate (8)	
tstate =	Thread state:		
0	<i>Error</i> . The operation failed completely. The ErrorCoc	le TCR indicates th	he reason for the failure.
1	Dead. The thread is unable to execute or does not exi	st.	
2	Inactive. The thread is inactive/stopped.		
3	Running. The thread is ready to execute at user-level.		
4	<i>Pending</i> send. A user-invoked IPC send operation cut to become ready to receive.	rrently waits for th	e destination (recipient)
5	Sending. A user-invoked IPC send operation currently	y transfers an outgo	oing message.
6	Waiting to receive. A user-invoked IPC receive operation currently waits for an incoming message.		
7	Receiving. A user-invoked IPC receive operation currently receives an incoming message.		
ErrorCode [TCR]	Set if lower 8 bits of $result = 0$. Undefined if lower 8	bits of <i>result</i> $\neq 0$.	
= 1	No privilege. Current thread is not the scheduler of the	e destination threa	nd.
=2	The <i>dest</i> parameter specified an invalid thread ID.		
= 5	Invalid parameter. The specified time-slice length, total quantum, priority, or processor number was invalid.		
Time controls	Time values are specified in microseconds.		
rem ts	rem ts (64/32)		
	Remainder of the current timeslice.		
rem total	rem total (64/32)		
	Remaining total quantum of the thread.		

Pagefaults

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/schedule.h>

Word Schedule (ThreadId dest, ProcessorControl, prio, PreemptionControl)

Convenience Programming Interface

Derived Functions:

#include <l4/schedule.h>

Word Set_Priority (ThreadId dest, Word prio) { Schedule (dest, -1, -1, prio, -1) }

Word Set ProcessorNo (ThreadId dest, Word ProcessorNo) { Schedule (dest, -1, ProcessorNo, -1, -1) }

Word **Timeslice** (*ThreadId dest, Word & ts, Word & tq*) Delivers the remaining timeslice and total quantum of the given thread.

Word **Set_Timeslice** (*ThreadId dest, Word ts, Word tq*) Sets the timeslice and total quantum of the given thread.

Support Functions:

Word ErrorCode () Word ErrNoPrivilege Word ErrInvalidThread Word ErrInvalidParam

3.3 Preempt Flags [TCR]

The *preemption flags* TCR controls asynchronous preemptions (timeslice exhausted or activation of a higher-priority thread including device interrupts).

Preempt Flags	\sim (2) s \sim (5)
s = 0	Asynchronous preemptions are not signaled.
s = 1	Asynchronous preemptions are signaled as a callback by changing the thread's restart instruction pointer to the value specified in the <i>PreemptCallbackIP</i> TCR. The thread's instruction pointer at the time of interruption is saved in the <i>PreemptedIP</i> TCR.

Generic Programming Interface

#include <l4/schedule.h>

Bool EnablePreemptionCallback ()

Bool DisablePreemptionCallback () Sets/resets the *s*-flag and delivers the old *s*-flag value (true = set).

Word **PreemptedIP** () Returns the *PreemptedIP* TCR.

void **Set_PreemptCallbackIP** (Word ip) Sets the *PreemptCallbackIP* TCR.

Chapter 4

Address Spaces and Mapping

4.1 Fpage [Data Type]

Fpages (Flexpages) are regions of the virtual address space. An fpage consists of all pages mapped actually in this region sans kernel mapped objects, i.e., kernel interface page and UTCBs. Fpages have a size of at least 1 K. For specific processors, the minimal fpage size may be larger; e.g., a Pentium processor offers a minimal page size of 4 K while the Alpha processor offers smallest pages of 8 K. Fpages smaller than the minimal page size are treated as nilpages. The kernel interface page (see page 3) specifies which page sizes are supported by the hardware/kernel. An fpage of size 2^s has a 2^s -aligned base address b, i.e., $b \equiv 0 \pmod{2^s}$, where $s \ge 10$ for all architectures. Mapped fpages are considered inseparable objects. That is, if an fpage is mapped, the mapper can not later partially

Mapped fpages are considered inseparable objects. That is, if an fpage is mapped, the mapper can not later partially unmap the mapped page; the whole fpage must be unmapped in a single operation. The mappee can, however, separate the fpage and map fpages (objects) of smaller size. Partially unmapping an fpage might or might not work on some systems. The kernel will give no indication as to whether such an operation succeeded or not.

fpage $(b, 2^s)$	$b/2^{10}$ (22/54)	s (6)	0 r w x
Jpage $(0, 2)$	$b/2^{10}$ (22/54)	⁸ (6)	0 r w

Special fpage encodings describe the *complete* user address space and the *nilpage*, an fpage which has no base address and a size of 0:

complete	0 (22/54)	$s = 1_{(6)}$	0rwx
nilpage	0 (32/64)		

Access Rights

rwx

The rwx bits define the accessibility of the fpage:

r	readable
w	writable

x executable

A bit set to one permits the corresponding access to the newly-mapped/granted page *provided that the mapper itself* possesses that access right. If the mapper does not have the access right itself or if the bit is set to zero the mapped/granted page will not get the corresponding access right.

Note that processor architectures may impose restrictions on the access-right combinations. However, *read-only* (including execute), rwx = 101, and *read/write/execute*, rwx = 111, should be valid for any processor architecture. The kernel interface page (see page 3) specifies which access rights are supported in the processor architecture.

Generic Programming Interface

#include <l4/space.h>

struct **FPAGE** { Word raw }

Word **Readable** Word **Writable**

Word eXecutable Word FullyAccessible Word ReadeXecOnly Word NoAccess Fpage Nilpage Fpage CompleteAddressSpace Bool IsNilFpage (Fpage f) $\{ f == Nilpage \}$ Fpage **Fpage** (Word BaseAddress, int FpageSize $\geq 1K$) Fpage FpageLog2 (Word BaseAddress, int Log2FpageSize < 64) Delivers an fpage with the specified location and size. Word Address (Fpage f) Word Size (Fpage f) Word SizeLog2 (Fpage f) Delivers address/size of specified fpage. Word **Rights** (Fpage f) void Set_Rights (Fpage& f, Word AccessRights) Delivers/sets the access rights for the specified fpage. Fpage + (Fpage f, Word AccessRights) [FpageAddRights] *Fpage* += (*Fpage f, Word AccessRights*) [FpageAddRightsTo] Fpage – (Fpage f, Word AccessRights) [FpageRemoveRights] *Fpage* -= (*Fpage f, Word AccessRights*) [FpageRemoveRightsFrom] Adds/removes specified access rights from fpage. Delivers new fpage value.

4.2 UNMAP [Systemcall]

Word control \longrightarrow

The specified fpages (located in MR $_{0...}$) are unmapped. Fpages are mapped as part of the IPC operation (see page 55).

void

Input Parameters

control		$0_{(25/57)}$ $f_{(6)}$
	k	Specifies the highest MR $_k$ that holds an fpage to be unmapped. The number of fpages is thus $k + 1$.
	f = 0	The fpages are unmapped recursively in all address spaces in which threads of the current address space have mapped them before. However, the fpages remain unchanged in the current address space.
	f = 1	The fpages are unmapped like in the $f = 0$ case and, in addition, also in the current address space.

FpageList $MR_{0...k}$ Fpages to be processed.

Fpage MR _i	fpage (28/58) 0 r w x
	Fpage to be unmapped. (The term <i>unmapped</i> is used even if effectively no access right is removed.) A nilpage specifies a no-op.
0rwx	Any access bit set to 1 revokes the corresponding access right. A 0-bit specifies that the corresponding access right should not be affected. Typical examples:
=0111	Complete unmap of the fpage.
=0010	Partial unmap, revoke writability only. As a result, the fpage is set to read-only.
=0000	No unmap. This case is particularly useful if only <i>dirty</i> and <i>accessed</i> bits should be read and reset without changing the mapping.

Output Parameters

FpageList $MR_{0...k}$ The accessed status bits in the fpages are updated.

Fpage MR _i	fpage (28/58) 0 R W X
	The status bits <i>Referenced</i> , <i>Written</i> , and <i>eXecuted</i> of all pages processed by the unmap operation are reset and the bitwise OR-ed old values of all the processed pages are delivered in MR $_{0k}$. For processors that do not differentiate between read access and execute access, the <i>R</i> and <i>X</i> bits are unified: either both are set or both are reset. Resetting status bits is not a recursive operation. However, the status bit values for pages within the current space will also reflect accesses performed on recursive mappings.
R = 0	No part of the fpage has been <i>Referenced</i> after the last unmap operation (or after the initial map operation). This includes all recursively mapped pages. <i>Remark:</i> The meaning of <i>referenced</i> slightly differs from <i>read</i> . Not being referenced means that not only no read access but that also no write and execute access occurred.
<i>R</i> = 1	At least one page of the specified fpage (including all recursive mappings) has been referenced after the last unmap operation (or after the initial map operation). All in-kernel R bits are reset <i>Remark:</i> The meaning of <i>referenced</i> slightly differs from <i>read</i> . Write accesses and execute accesses also set the R bit.
W = 0	No part of the fpage has been written after the last unmap operation (or after the initial map operation), i.e., the fpage is <i>clean</i> . This includes all recursively mapped pages.
W = 1	At least one page of the specified fpage (including all recursive mappings) has been written after the last unmap operation (or after the initial map operation), i.e., the fpage is <i>dirty</i> . All in-kernel dirty bits are reset.
X = 0	No part of the fpage has been <i>eXecuted</i> after the last unmap operation (or after the initial map operation). This includes all recursively mapped pages.
X = 1	At least one page of the specified fpage (including all recursive mappings) has been executed after the last unmap operation (or after the initial map operation). All in-kernel X bits are reset. <i>Remark:</i> For processors that do not differentiate between read and execute accesses, the X bit is set to 1 iff $R = 1$.

Pagefaults

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/space.h>

void Unmap (Word control)

Convenience Programming Interface

Derived Functions:

#include <l4/space.h>

 $\begin{array}{ll} Fpage \ \textit{Unmap} & (Fpage f) & [UnmapFpage] \\ & \left\{ \ \text{LoadMR} & (0, f); \ \text{Unmap} & (0); \ \text{StoreMR} & (0, f); \ f \end{array} \right\} \\ \textit{void } \ \textit{Unmap} & (\textit{Word } n, \ \textit{Fpage\&} \ [n] \ \textit{fpages}) & [UnmapFpages] \\ & \left\{ \ \text{LoadMRs} & (0, n, \ \text{fpages}); \ \text{Unmap} & (n-1); \ \text{StoreMRs} & (0, n, \ \text{fpages}); \end{array} \right\}$

Recursively unmaps the specified fpage(s) from all address spaces except the current one.

Fpage Flush (Fpage f)

{ LoadMR (0, f); Unmap (64); StoreMR (0, f); f }

void **Flush** (Word n, Fpage& [n] fpages)

[FlushFpages]

 $\{ \text{ LoadMRs} (0, n, \text{fpages}); \text{Unmap} (64 + n - 1); \text{StoreMRs} (0, n, \text{fpages}); \}$

Recursively unmaps the specified fpage(s) from all address spaces, including the current one.

Fpage GetStatus (Fpage f)

 $\{ LoadMR (0, f - FullyAccessible); Unmap (0); StoreMR (0, f); f \}$

Resets and delivers the status bits of the specified fpage.

Bool WasReferenced (Fpage f)

Bool WasWritten (Fpage f)

Bool WaseXecuted (Fpage f)

Checks the status bits of specified fpage. The specified fpage must be the output of an *Unmap* (), *Flush* (), or *GetStatus* () function.

4.3 SPACECONTROL [Privileged Systemcall]

ThreadId	SpaceSpecifier \longrightarrow control	Word	result
Word		Word	control
Fpage Fpage	KernelInterfacePageArea UtcbArea		

A privileged thread, e.g., the root server, can configure address spaces through this function.

Input Parameters

SpaceSpecifier	Since address spaces do not have ids, a thread ID is used as <i>SpaceSpecifier</i> . It specifies the address space in which the thread resides. The <i>SpaceSpecifier</i> thread must exist although it may be inactive or not yet started. In particular, the thread may reside in an empty address space that is not yet completely created.
----------------	---

KernelInterfacePageArea

s

Specifies the fpage where the kernel should map the kernel interface page. The supplied fpage must have a size specified in the *KipAreaInfo* field of the kernel interface page, must fit entirely into the user-accessible part of the address space and must not overlap with the UTCB area (see below). Address 0 of the kernel interface page is mapped to the fpage's base address. The value is ignored if there is at least one active thread in the address space. Note that when the *s* field of the *KipAreaInfo* is 0, the KIP area is not part of the user ad-

dress space and cannot be controlled. In this case, a value of 0 must be passed in *KernelInter-facePageArea*.

KipAreaInfo [KernelInterfacePage Field]

Permits calculation of the appropriate page size of the KernelInterface area fpage.

|--|

The size of the kernel interface page area for an address space is 2^s . A size of 0 indicates that the KIP area is not part of the user address space and cannot be controlled.

UtcbAreaSpecifies the fpage where the kernel should map the UTCBs of all threads executing in the
address space. The fpage must fit entirely into the user-accessible part of an address space and
must not overlap with the KIP area. The fpage size has to be at least the smallest supported
hardware-page size. In fact, the size of the UTCB area restricts the maximum number of threads
that can be created in the address space. See the kernel interface page for the space and alignment
that is required for UTCBs.
The value is ignored if there is at least one active thread in the address space.
Note that when the s field of the UtcbInfo is 0, the UTCB area is outside the user's accessible
virtual-address space as defined in the KIP. The UTCB area address is controlled by the kernel
and the standard architecture defined method of finding the UTCB address applies. In this case,
a value of 0 must be passed in UtcbArea.

UtcbInfo [KernelInterfacePage Field]

Permits to calculate the appropriate page size of the UTCB area fpage and specifies the size and alignment of UTCBs. Note that the size restricts the total number of threads that can reside in an address space.

o pagefaul	ts will happ	en.				
			Pagef	aults		
control		Delivers the space con The value is architectu		was effective	for the thread when the	he operation was invoked
	= 7					page 4) or not within use or KIP area overlaps wit
	= 6	Invalid UTCB area. S user accessible virtual				on page 4) or not within ge 6).
	= 3	Invalid space. The Space.	<i>iceSpecifier</i> p	arameter spec	tified an invalid thread	d ID.
	=1	No privilege. Current	thread does n	ot have privil	ege to perform operat	ion.
ErrorCo	de [TCR]	Set if $result = 0$. Under	efined if <i>resul</i>	$t \neq 0$.		
result		The result is 1 if the indicates the failure re		cceeded, othe	rwise the result is 0	and the ErrorCode TCF
			Output Pa	rameters		
control						<i>the Control</i> section). It is mpatibility be set to zero
	a	The UTCB location m	ust be aligned	d to 2^a . The t	otal size required for	one UTCB is $2^a m$.
	m	UTCB size multiplier.				
	8		reads k to $2^a r$	$nk \leq 2^s$. As	size of 0 indicates that	e of the UTCB area limit t the UTCB is not part o
		\sim (10/42)	$^{s}(6)$	$a_{(6)}$	$m_{(10)}$	

System-Call Function:

#include <l4/space.h>

Word **SpaceControl** (*ThreadId* SpaceSpecifier, *Word* control, *Fpage KernelInterfacePageArea*, *UtcbArea*, *Word&* old_Control)

Convenience Programming Interface

Support Functions:

Word ErrorCode () Word ErrNoPrivilege Word ErrInvalidSpace Word ErrUtcbArea Word ErrKipArea

SPACECONTROL

Chapter 5

IPC

5.1 Messages And Message Registers (MRs) [Virtual Registers]

Messages can be sent and received through the IPC system call (see page 55). Basically, the sender writes a message into the sender's message registers (MRs) and the receiver reads it from the receiver's MRs. A kernel will always support at least 8 message registers and no more than 64. The actual number of message registers supported is a kernel configuration option and is indicated in the *VirtualRegInfo* field of the kernel interface page. A message can use some or all MRs to transfer untyped words; it can include fpages which are also specified using MRs.

MRs are *virtual registers* (see page 11), but they are more transient than TCRs. *MRs are read-once registers:* once an MR has been read, its value is undefined until the MR is written again. The send phase of an IPC implicitly reads all MRs; the receive phase writes the received message into MRs.

The read-once property permits to implement MRs not only by special registers or memory locations, but also by general registers. Writing to such an MR has to block the corresponding general register for code-generator use; reading the MR can release it. Typically, code generated by an IDL compiler will load MRs just before an IPC system call and store them to user variables just afterwards.

Messages

A message consists of up to 3 sections: the mandatory *message tag*, followed by an optional *untyped-words* section, followed by an optional *typed-items* section. The message tag is always held in MR₀. It contains message control information and the *message label* which can be freely set by the user. The kernel associates no semantics with it. Often, the message label is used to encode a request key or to define the method that should be invoked by the message.

MsgTag [MR ₀]	label $_{(16/48)}$ flags $_{(4)}$ $t_{(6)}$ $u_{(6)}$			
u	Number of untyped words following word 0. MR $_{1u}$ hold the untyped words. $u = 0$ denotes a message without untyped words. If u is greater than the architecture defined number of MRs (n) , only n MRs will be copied.			
t	Number of typed-item words following the untyped words or the message tag if no untyped words are present. The typed items use MR $_{u+1u+t}$. A message without typed items has $t = 0$.			
flags	Message flags, see IPC systemcall, page 55.			
label	Freely available, often used to specify the request type or invoked method.			

untyped words $[MR_{1...u}]$

The optional untyped-words section holds arbitrary data that is untyped from the kernel's point of view. The data is simply copied to the receiver. The kernel associates no semantics with it.

typed items $[MR_{u+1...u+t}]$


The optional typed-items section is a sequence of items such as *map items* (page 50), and *grant items* (page 52). Typed message items have their type encoded in the lower-most 4 bits of their first word:

XXX1	Reserved	
0000	Reserved	
1000	MapItem	see page 50
1010	GrantItem	see page 52
1100	Reserved	
1110	Reserved	

Example Messages

struct (label, Word [2] w) Word $w_{2} (32/64)$ MR_2 Word $w_{1 (32/64)}$ MR_1 u = 2 MR_0 label (16/48) flags t = 0struct (label, MapItem m) MapItem m1000 $\mathrm{MR}_{1,2}$ label (16/48) flags t = 2u = 0 MR_0

struct (label, Word [3] w, MapItem m, GrantItem g)



Generic Programming Interface

The listed generic functions permit user code to access message registers independently of the processor-specific MR model. All functions are user-level functions; the microkernel is not involved.

MsgTag

#include <l4/ipc.h>
struct MSGTAG { Word raw }
MsgTag Niltag

A message tag with no untyped or typed words, no label, and no flags.

Bool == (MsgTag l, r)

Bool != (MsgTag l, r)

Compares all field values of two message tags.

[IsMsgTagEqual] [IsMsgTagNotEqual]

 Word Label (Msg Tag t)

 Word UntypedWords (Msg Tag t)

 Word TypedWords (Msg Tag t)

 Delivers the message label, number of untyped words, and number of typed words, respectively.

 MsgTag + (MsgTag t, Word label)
 [MsgTagAddLabel]

 MsgTag += (MsgTag t, Word label)
 [MsgTagAddLabel]

 MsgTag fag ()
 [MsgTag MsgTag ()

void Set_MsgTag (MsgTag t) Delivers/sets MR 0.

Convenience Programming Interface

IDL-compiler generated Operations

IDL code generators are not restricted to the generic interface for accessing MRs. Instead, they can use processor-specific methods and thus generate heavily optimized code for MR access.

However, such processor-specific MR operations are not generally defined and should be used exclusively by processor-specific IDL code generators. All other programs must use the operations defined in this generic interface.

Msg

#include <l4/ipc.h>

struct Msg { Word raw [64] }

void Put (Msg&	msg, Word l, int u, Word& [u] ut, int t, {MapItem, GrantItem}& Ite	ems) [MsgPut]
	Loads the specified parameters into the memory object <i>msg</i> . The p	parameters u and t respectively
	indicate number of untyped words and number of typed words (i.e., the total size of all typed
	items). It is assumed that the <i>msg</i> object is large enough to contain	
	,	
void Get (Msg&	msg, Word& ut, {MapItem, GrantItem, }& Items)	[MsgGet]
voia oti (misga	Stores the <i>msg</i> object into the specified parameters. Type consist	
	the memory object and the specified parameter list is <i>not</i> checked	
	the memory object and the spectred parameter list is not checked	•
MsgTag MsgTag	(Msale mea)	[MsgMsgTag]
msgiug msgiug	(Msg& msg)	[msgmsgrug]
void Set_MsgTag	(Msg& msg, MsgTag t)	[Set_MsgMsgTag]
	Delivers/sets the message tag of the msg object.	
Word Label (Ms	ok mso)	[MsgLabel]
nora Labor (ms	ça (1158)	[msgEaver]
void Set_Label (Msg& msg, Word label)	[Set_MsgLabel]
	Delivers/sets the label of the <i>msg</i> object.	
void Load (Msg	& msg)	[MsgLoad]
(Loads message registers MR $_{0}$ from the <i>msg</i> object.	[
	Loads message registers with 0 from the msg object.	
woid Store (Maa	Tag + Mag & mag)	[MsgStore]
void Store (Msg	с о о.	1 0 3
	Stores the message tag t and the current message beginning with	- 55
	<i>msg</i> . The number of message registers to be stored is derived from	n t.

void Clear (Msg& msg)	[MsgClear]
Empties the <i>msg</i> object (i.e., clears the message tag).	
void Append (Msg& msg, Word w)	[MsgAppendWord]
void Append (Msg& msg, MapItem m)	[MsgAppendMapItem]
<i>void</i> Append (<i>Msg& msg, GrantItem g</i>) Appends an untyped or a typed item to the <i>msg</i> object. It is assume in the <i>msg</i> object to contain the new item.	[<i>MsgAppendGrantItem</i>] ned that there is enough memory
<i>void</i> Put (<i>Msg</i> & <i>msg</i> , <i>Word</i> u, <i>Word</i> w) Puts an untyped word at untyped word position u (first untyped object. It is assumed that the object contains at least $u + 1$ untyped object.	1 / 0
void Put (Msg& msg, Word t, MapItem m)	[MsgPutMapItem]
<i>void</i> Put (<i>Msg& msg, Word t, GrantItem g</i>) Puts a typed item into the <i>msg</i> object, starting at typed word position 0). It is assumed that that the object has enough typed v	
Word Get (Msg& msg, Word u)	[MsgWord]
<i>void Get</i> (<i>Msg& msg, Word u, Word& w</i>) Delivers the untyped words at position <i>u</i> . It is assumed that th untyped words.	[$MsgGetWord$] e object contains at least $u + 1$
Word Get (Msg& msg, Word t, MapItem& m)	[MsgGetMapItem]
Word Get (Msg& msg, Word t, GrantItem& g)Delivers the typed item starting at typed word position t. It is a is of the right size and type. Returns the size (in words) of the d	1

Low-Level MR Access

#include <l4/ipc.h>

void StoreMR (int i, Word& w)
void LoadMR (int i, Word w)
Delivers/sets MR i.
void StoreMRs (int i, k, Word& [k] w)
void LoadMRs (int i, k, Word& [k] w)
Stores/loads MR i...i+k-1 to/from memory.

5.2 MapItem [Data Type]

An *fpage* (see page 36) or IO fpage that should be mapped is sent to the mappee as part of a message. A map operation is a no-op within the same address space. The fpage is specified by a two-word descriptor:

snd fpage (28/60)		0rwx	MR_{i+1}
snd base / 1024 (22/54)	0 (6)	1000	MR_i

access rights rwx The effective access rights for the newly mapped page are calculated by bitwise AND-ing the access rights specified in the *snd fpage* and the access rights that the mapper itself has on that fpage. As such, the mapper can restrict the effective access rights but not widen them.

snd base The send base specifies the semantics of the map operation if the size of the *snd fpage* is larger or smaller than the window in which the receiver is willing to accept a mapping (see page 53). If the size of the *snd fpage*, 2^s , is larger than the receive window, 2^r , the send base indicates which region of the *snd fpage* is transmitted. More precisely:

send region = fpage (addr_s + 2^rk, 2^r), for some $k \ge 0$: addr_s + 2^rk \le addr_s + (snd base mod 2^s) < addr_s + 2^rk + 2^r

and where $addr_s$ is the base address of the *snd fpage*. If the size of the *snd fpage*, 2^s , is smaller than the receive window, 2^r , the send base indicates where in the receive window the *snd fpage* is mapped. More precisely:

receive region = fpage ($addr_r + 2^sk, 2^s$), for some $k \ge 0$: $addr_r + 2^sk \le addr_r + (snd base \mod 2^r) < addr_r + 2^sk + 2^s$

and where $addr_r$ is the base address of the receive window.

Pages already mapped in the mappee's address space that would conflict with new mappings are implicitly unmapped before new pages are mapped. For performance reasons extension of access rights is possible without prior unmapping, iff the very same mapping already exists. This is the case, when

- the mapper maps from the same address space as the existing mapping; and
- the mapper maps from the same virtual source address as the existing mapping; and
- the mapper maps to the same virtual destination address as the existing mapping; and
- the object (physical address) is the same as the existing mapping.

Access rights can not be revoked by mapping. The access rights of the resulting mapping are a bitwise OR of the existing and the new mapping's access rights. Access rights are not extended recursively.

Generic Programming Interface

#include <l4/ipc.h>

struct MAPITEM { Word raw [2] }

MapItem MapItem (Fpage f, Word SndBase)

Delivers a map item with the specified fpage and send base.

Bool MapItem (1	MapItem m)	[IsMapItem]
	Delivers true if map item is valid. Otherwise delivers false.	
Fpage SndFpage	(MapItem m)	[MapItemSndFpage]

Word SndBase (MapItem m) Delivers fpage/send base of map item.

ndFpage] [MapItemSndBase]

5.3 Grantitem [Data Type]

An *fpage* (see page 36) or IO fpage that should be granted is sent to the mappee as part of a message. It is specified by a two-word descriptor:

snd fpage (28/60)		0 r w x	MR_{i+1}
snd base / 1024 (22/54)	0 (6)	1010	MR_i

access rights rwx The effective access rights for the granted page are calculated by bitwise anding the access rights specified in the *snd fpage* and the access rights that the mapper itself has on that fpage. As such, the granter can restrict the effective access rights but not widen them.

snd base The send base specifies the semantics of the map operation if the size of the *snd fpage* is larger or smaller than the window in which the receiver is willing to accept a mapping (see page 53). If the size of the *snd fpage*, 2^s , is larger than the receive window, 2^r , the send base indicates which region of the *snd fpage* is transmitted. More precisely:

send region = fpage (addr_s + 2^rk, 2^r), for some $k \ge 0$: addr_s + 2^rk \le addr_s + (snd base mod 2^s) < addr_s + 2^rk + 2^r

and where $addr_s$ is the base address of the *snd fpage*. If the size of the *snd fpage*, 2^s , is smaller than the receive window, 2^r , the send base indicates where in the receive window the *snd fpage* is mapped. More precisely:

receive region = fpage ($addr_r + 2^sk, 2^s$), for some $k \ge 0$: $addr_r + 2^sk \le addr_r + (snd base \mod 2^r) < addr_r + 2^sk + 2^s$

and where $addr_r$ is the base address of the receive window.

Pages already mapped in the grantee's address space that would conflict with new mappings are implicitly unmapped before new pages are mapped.

Generic Programming Interface

#include <l4/ipc.h>

struct GRANTITEM { Word raw[2] }

GrantItem (Fpage f, Word SndBase) Delivers a grant item with the specified fpage and send base.

Bool GrantItem (GrantItem g) Delivers true if grant item is valid. Otherwise delivers false.

Fpage SndFpage (GrantItem g)

Word **SndBase** (GrantItem g)

Delivers fpage/send base of grant item.

[GrantItemSndFpage] [GrantItemSndBase]

[IsGrantItem]

5.4 IPC Control Registers (TCRs) [Virtual Registers]

IPC control registers are TCRs which are used to control certain IPC operations.

4 (() () () () () () () () ()		
Acceptor [TCR]	RcvWindow (28/60)	0 0 a 0
	specifies which typed items are accepted when a message is re-	ceived.
RcvWindow	Fpage (without access bits) that specifies the address-space grants are accepted. <i>Nilpage</i> denies any mapping or granting any mapping or granting.	
a	Asynchronous notifications are accepted iff $a = 1$.	
NotifyMask [TCR]	bits (32/64)	
	The asynchronous notification receive mask. Specifies which	incoming asynchronous notifica-
	tion bits are accepted when a asynchronous notification messa	ge is received.
NotifyBits [TCR]	bits (32/64) The asynchronous notification received bits. Specifies which	

Generic Programming Interface

The listed generic functions permit user code to access the IPC control registers. All functions are user-level functions; the microkernel is not involved.

Acceptor

#include <l4/ipc.h>

struct ACCEPTOR { Word raw }

Acceptor UntypedWordsAcceptor

Acceptor AsynchItemsAcceptor

Acceptor **MapGrantItems** (Fpage RcvWindow) Delivers an acceptor which allows untyped words or mappings and grants.

Acceptor + (Acceptor l, r)

[AddAcceptor]

Acceptor += (Acceptor l, r) [AddAcceptorTo] Adds map or grant items to an acceptor. Adding a non-nil receive window will replace an existing window.

 Acceptor - (Acceptor l, r)
 [RemoveAcceptor]

 Acceptor -= (Acceptor l, r)
 [RemoveAcceptorFrom]

 Removes mapping or grants items from an acceptor. Removing a non-nil receive window will deny all mappings or grants, regardless of the size of the receive window.

 Bool MapGrantItems (Acceptor a)
 [HasMapGrantItems]

Checks whether mappings are allowed.

 Fpage RcvWindow (Acceptor a)

 Delivers the address space window where mappings and grants are accepted. Delivers nilpage if mappings or grants are not allowed.

void **Accept** (Acceptor a) Sets acceptor.

Acceptor Accepted () Returns the current acceptor.

void Set_NotifyMask (Word mask) Sets the asynchronous notification receive mask.

Word Get_NotifyMask () Returns the asynchronous notification receive mask.

void Set_NotifyBits (Word bits) Sets the asynchronous notification received bits.

Word Get_NotifyBits ()

Returns the asynchronous notification received bits.

5.5 IPC [Systemcall]

ThreadId	to	\longrightarrow	ThreadId	from
ThreadId	FromSpecifier			

IPC is the fundamental operation for inter-process communication and synchronization. It can be used for intra- and inter-address-space communication. All communication, with the exception of *asynchronous notification*, is unbuffered and synchronous in nature: a message is transferred from the sender to the recipient if and only if the recipient has invoked a corresponding IPC operation. The sender blocks until this happens or returns immediately depending on parameters specified by the sender.

IPC can be used to copy data as well as to *map* or *grant* fpages from the sender to the recipient. For the description of messages see page 46. A single IPC call combines an optional send phase and an optional receive phase. Which phases are included is determined by the parameters *to* and *FromSpecifier*. Transitions between send phase and receive phase are atomic.

Asynchronous notification provides asynchronous delivery of notification bits, encoded as a single word of data (*Notify-Bits*). Notification bits are accumulated: Received notification bits are bitwise-OR'ed into *NotifyBits*. No other buffering occurs.

IPC operations are also controlled by MRs, and some TCRs.

Variants

To enable implementation-specific optimizations, there exist two variants of the IPC system call. Functionally, both variants are identical. Transparently to the user, a kernel implementation can unify both variants or implement differently optimized functions.

Ірс	Default IPC function. Must always be used except if all criteria for using LIPC are fulfilled.
LIPC	IPC function that may be optimized for sending messages to local threads. Should be used whenever it is absolutely clear that in the overwhelming majority of all invocations
	• a send phase is included; <i>and</i>
	• the destination thread is specified as a local thread ID; and
	• a receive phase is included; <i>and</i>
	• the destination thread runs on the same processor; and
	• the ReceiveBlock is set, and
	• the IPC includes no map/grant operations.

Asynchronous notification

The a flag in the *Acceptor* provides a means to enable or disable asynchronous notifications on a per-thread basis. When set, this flag specifies that notification bits may be delivered to this thread. When cleared, notification bits are not delivered to this thread. Thus when this flag is set, the thread is deemed to be accepting notifications.

When the *a* flag is set in the message tag, an asynchronous notification operation is specified. An asynchronous notification send operation delivers notification bits to the destination thread iff the thread is accepting notifications, but regardless of whether the destination thread has invoked the corresponding IPC receive operation. If the destination thread is not acception notifications, the operation fails with error code *NotAccepted*.

Each thread in the system has a single word-sized *NotifyBits* TCR, which contains received notification bits. If an asynchronous notification operation specifies a send phase, a notification word in MR₁ is delivered to the destination thread by accumulating bits in the destination thread's *NotifyBits* TCR: the value of MR₁ is bitwise-OR'ed to the destination thread's *NotifyBits* TCR.

All threads have a *NotifyMask* TCR which specifies a mask of incoming notification bits requested. If an asynchronous notification operation specifies a receive phase, the thread will block until at least one of the requested notification bits is

received. If a normal IPC operation specifies a receive phase where *FromSpecifier = anythread*, and no send operations are pending to the thread, any pending requested notification bits will be received immediately.

The kernel uses x = (NotifyBits & NotifyMask) to test for requested notification bits. The requested notification bits x are delivered via IPC in MR₁. The kernel atomically clears the delivered bits x from NotifyBits. Note that it is not possible to determine which thread sent the notification bits and the IPC FromSpecifier is ignored for an asynchronous notification receive operation.

The *NotifyBits* and *NotifyMask* TCRs are located in the UTCB and it is a valid optimization to check the *NotifyBits* directly without performing an IPC operation.

The kernel associates no semantics with different asynchronous notification bits, this is left to application code.

Input Parameters

to = *nilthread* IPC includes no send phase.

to \neq *nilthread* Destination thread; IPC includes a send phase

FromSpecifier = nilthread

IPC includes no receive phase.

FromSpecifier = anythread

IPC includes a receive phase. Incoming messages are accepted from any thread (including hardware interrupts). Asynchronous notifications are received if the *a* flag is set in the *Acceptor*.

FromSpecifier = anylocalthread

IPC includes a receive phase. Incoming messages are accepted from any thread that resides in the current address space.

FromSpecifier \neq *nilthread*, \neq *anythread*, \neq *anylocalthread*

IPC includes a receive phase. Incoming messages are accepted only from the specified thread. (Note that hardware interrupts can be specified.)

MsgTag [MR ₀]	label $_{(16/48)}$ s r a p t t t t
	Message head of the message to be sent. Only the upper 16/48 bits are freely available. The lower 16 bits hold the <i>SndControl</i> parameter. It describes the message to be sent and contains some control bits; ignored if no send phase.
u	Number of untyped words following word 0. MR $_{1u}$ hold the untyped words. $u = 0$ denotes a message with no untyped words.
t	Number of words holding typed items that follow the untyped words (or the message tag if no untyped words are present). The typed items use MR_{u+1} and following MRs, potentially up to architecture max MR $_n$. $t = 0$ denotes a message without typed items.
p = 0	Normal (unpropagated) send operation. The recipient gets the original sender's id.

<i>p</i> =1	Propagating send operation. The <i>VirtualSender</i> TCR specifies the id of the originator thread. (i.e., the thread to send the message on behalf of). If originator thread and current sender, or current sender and receiver reside in the same address space, propagation is always permitted. Otherwise, IPC occurs unpropagated. Propagation is also allowed if the originator thread is an interrupt thread waiting (closed) for the current thread, or if the current sender is a redirector for the originator thread (or there exists a chain of redirectors from the originator to the current sender). If propagation is permitted, the receiver receives the originator's id instead of the current sender's id, the <i>p</i> bit in the receiver's MsgTag is set, and the current sender's id is stored in the receiver's <i>ActualSender</i> TCR. If the originator thread is waiting (closed) for a reply from the current sender, the originator's state is additionally modified so that it now waits for the new receiver instead of the current sender.
a	An asynchronous notification operation is requested. If this flag is specified and the IPC operation contains a receive phase, synchronous IPC messages will not be received. If a is set, the s , t and u fields and <i>FromSpecifier</i> are ignored.
r	ReceiveBlock operation. When the IPC operation contains a receive phase, the receive phase will block if no valid incoming messages are pending. If this bit is clear, the receive phase does not block if no incoming messages are pending and the IPC fails with <i>No-partner</i> .
8	SendBlock operation. When the IPC operation contains a send phase, the send phase will block if the destination thread is not ready to accept messages from the sending thread. When this bit is clear and the destination thread is not ready, the IPC fails immediately.
label	Freely available, often used to specify the request type or invoked method, respectively. This field is ignored by the kernel and transferred to the destination unmodified.
$[MR_{1u}]$	Untyped words to be sent. Ignored if no send phase.
$[\mathbf{MR}_{u+1u+t}]$	Typed items to be sent. Ignored if no send phase.

Acceptor [TCR]	RcvWindow (28/60)	00a0
	The acceptor specifies which typed items / IPC types are acce	pted when a message is received.
RcvWindow	Fpage (without access bits) that specifies the address-space grants are accepted. <i>Nilpage</i> denies any mapping or granting any mapping or granting.	11 0
a	Asynchronous notifications are accepted iff $a = 1$.	

Output Parameters

from Thread ID of the sender from which the IPC was received. Thread IDs are delivered as *local thread IDs* iff they identify a thread executing in the same address space as the current thread. It does not matter whether the sender specified the destination as local or global id. Reception of asynchronous notifications is encoded as receiving a message from *nilthread* with the *E* error indicator cleared.

Only defined for IPC operations that include a receive phase.

MsgTag [MR ₀]	label (16/48)	EXrp	$t_{(6)}$	$u_{(6)}$
	(10/40)	· ·	(0)	(0)

If the IPC operation included a receive phase, MR₀ contains the message tag of the received message. The upper 16/48 bits contain the user-specified label. The lower bits describe the received message, contain the error indicator, and the cross-processor IPC indicator. *MR*₀ *is defined even if the IPC operation did not include a receive phase.* In the send-only case, MR₀ returns the error indicator.

u	Number of untyped words following word 0. $u = 0$ means no untyped words. For IPC operations without receive phase, $u = 0$ is delivered.
t	Number of received words that hold typed items. $t = 0$ means no typed items. For IPC operations without receive phase, $t = 0$ is delivered.
p	Propagated IPC. If reset $(p = 0)$ the IPC was not propagated. If set $(p = 1)$ the IPC was propagated and the <i>FromSpecifier</i> indicates the originator thread's id. The <i>ActualSender</i> specifies the id of the thread which performed the propagation.
r	Redirected IPC. If reset $(r = 0)$ the IPC was not a redirected one. If set $(r = 1)$ the IPC was redirected to the current thread, and the <i>IntendedReceiver</i> TCR specifies the id of the thread supposed to receive the message.
X	Cross-processor IPC. If reset $(X = 0)$ the received IPC came from a thread running on the same processor as the receiver. If set $(X = 1)$ the received IPC was cross-processor. For IPC operations without receive phase, $X = 0$ is delivered.
E	Error indicator. If reset $(E = 0)$ the IPC operation terminated successful. If set $(E = 1)$ IPC failed. If the send phase was successful but a receive timeout occurred afterwards, or if a message could only be partially transferred, the entire IPC fails. The error code and additional information can be retrieved from the ErrorCode TCR. The fields <i>label</i> , t, and u are valid if the error code signals a partially received message.
label	Label of the received message. For IPC operations without receive phase, the label is 0.

- $[MR_{1...u}]$ Untyped words that have been received. Undefined if no receive phase.
- Typed items that have been received. Undefined if no receive phase. $[\mathbf{MR}_{u+1...u+k}]$

Delivered Bits [MR₁] delivered bits (32/64) When an asynchronous notification is received via IPC, this field contains the set of delivered bits . ErrorCode [TCR] $e_{(4)}$ |p| $\sim_{(27/59)}$ Only defined if the error indicator E in MR₀ is set. IPC failed, i.e., was not correctly completed. The p field specifies whether the error occurred during send or receive phase. If the error occurred during the receive phase the send phase (if any) was completed successfully before. If the error occurred during the send phase, the receive phase (if any) was skipped. Specifies whether the error occurred during the send phase (p = 0) or the receive phase (p = 1). perrors 1,2,3,8 p $\sim (27/59)$ e (4) Error happened before a partner thread was involved in the message transfer. Therefore, the error is signalled only to the thread that invoked the failing IPC operation. No-partner. e = 1From is undefined in this case. This occurs on (1) a non-blocking send operation to a thread not ready to receive a message from the caller, and (2) a non-blocking receive operation where no send operation is pending. Non-existing partner. If the error occurred in the send phase, to does not exist. (Anythread as e = 2a destination is illegal and will also raise this error.) If the error occurred in the receive phase, FromSpecifier does not exist. (FromSpecifier = anythread is legal, and thus will never raise this error.)

<i>e</i> = 3	Canceled by another thread (system call exchange registers).	
<i>e</i> = 8	NotAccepted by another thread (refers to Asynchronous Not	ification).
errors 4,5,6,7	\sim (27/59)	e (4) p
	A partner thread is already involved in the IPC operation, an both threads.	d the error is therefore signalled to
<i>e</i> = 4	<i>Message Overflow.</i> A message overflow can occur (1) if too many MRs are req fpage fails because the system has not enough page-table spa	, , , , , , , , , , , , , , , , , , , ,
e = 7	Aborted by another thread (system call exchange registers).	

Generic Programming Interface

System-Call Function:

#include <l4/ipc.h>

MsgTag **Ipc** (ThreadId to, FromSpecifier, ThreadId& from) MsgTag **Lipc** (ThreadId to, FromSpecifier, ThreadId& from) MsgTag **AsynchIpc** (ThreadId to, Word& mask) MsgTag **WaitAsynch** (Word& mask, ThreadId& from)

Note that message registers have read-once semantics and that returning the message tag implies reading MR $_0$. The contents of the message tag is therefore lost if the application does not implicitly store the return value of IPC or LIPC.

Convenience Programming Interface

Derived Functions:

#include <l4 ipc.h=""></l4>
MsgTag Call (ThreadId to) { Set_ReceiveBlock (); Set_SendBlock (); Ipc (to, to, -); }
MsgTag Send (ThreadId to) { Set_SendBlock (); Ipc (to, nilthread, -); }
MsgTag Reply (ThreadId to) { Clear_SendBlock (); Ipc (to, nilthread, -); }
MsgTag Receive (ThreadId from) { Set_ReceiveBlock (); Ipc (nilthread, from, -); }
MsgTag Wait (ThreadId& from) { Set_ReceiveBlock (); Ipc (nilthread, anythread, from); }
MsgTag ReplyWait (ThreadId to, ThreadId & from) { Set_ReceiveBlock (); Clear_SendBlock (); Ipc (to, anythread, from); }

IPC

MsgTag Lcall (ThreadId to) { Set_ReceiveBlock (); Set_SendBlock (); Lipc (to, to, -); }

MsgTag LreplyWait (ThreadId to, ThreadId& from) { Set_ReceiveBlock (); Clear_SendBlock (); Lipc (to, anylocalthread, from); }

Support Functions:

#include <l4/ipc.h> Bool **IpcSucceeded** (MsgTag t) Bool IpcFailed (MsgTag t) Delivers the state of the error indicator (the E bit of MR₀). Bool IpcPropagated (MsgTag t) Bool IpcRedirected (MsgTag t) Bool IpcXcpu (MsgTag t) Checks if the IPC was propagated/redirected/cross CPU. Word ErrorCode () ThreadId IntendedReceiver () ThreadId ActualSender () Delivers the error code/intended receiver TCR/actual sender. void Set_Propagation (MsgTag& t) Sets the propagation bit. void Set_Asynch (MsgTag& t) Sets the asynchronous notification bit. void Set_ReceiveBlock (MsgTag& t) Sets the receive block bit. void Clear_ReceiveBlock (MsgTag& t) Clears the receive block bit. void Set_SendBlock (MsgTag& t) Sets the send block bit. void Clear_SendBlock (MsgTag& t) Clears the send block bit. void Set_VirtualSender (ThreadId t) Sets the virtual sender TCR.

Chapter 6

Miscellaneous

6.1 ExceptionHandler [TCR]

An exception handler thread can be installed to receive exception IPCs.

ExceptionHandler

≠nilthread	Specifies the exception handler thread. When a thread raises an exception the kernel sends an exception IPC message on the thread's behalf to the thread's exception handler thread and waits for a response from the exception handler containing the instruction pointer where the thread should continue execution in MR ₁ . The format of the exception IPC message is architecture specific. The architectural registers of the faulting thread, TCRs, and the MRs containing the exception message are preserved.
=nilthread	No exception handler is specified. If an exception is raised the thread is halted and not scheduled anymore. <i>nilthread is the default value for newly created threads</i> .

Generic Programming Interface

#include <l4/thread.h>

ThreadId ExceptionHandler () void Set_ExceptionHandler (ThreadId new) Delivers/sets the exception handler TCR.

6.2 Cop Flags [TCR]

The coprocessor flags TCR helps the kernel to optimize thread switching for some hardware architectures.

Cop Flags

 $c_7 \dots c_0$

By resetting a c_i -bit to 0, a thread tells the system that it no longer needs coprocessor *i*. If the kernel finds $c_i = 0$, it concludes that registers and state of coprocessor *i* do not have to be saved. However, the kernel ensures that the coprocessor can not be used as a covert channel between different address spaces.

Once a thread has reset bit c_i it *must* set c_i to 1 *before* it issues the next operation on coprocessor *i*. Otherwise, coprocessor registers and state might be arbitrarily modified while using it.

Note that the c_i -bits are *write-only*. Reading them results in an undefined value. Upon thread creation, all c_i -bits are set to 1.

Generic Programming Interface

#include <l4/thread.h>

void Set_CopFlag (Word n) void Clr_CopFlag (Word n) Sets/clears coprocessor flag c_n .

6.3 PROCESSORCONTROL [Privileged Systemcall]

WordProcessorNo→WordresultWordInternalFrequencyWordExternalFrequencyWordvoltage

Control the internal frequency, external frequency, or voltage for a system processor.

	Input Parameters
ProcessorNo	Specifies the processor to control. Number must be a valid index into the processor descriptor array (see Kernel Interface Page, page 4).
	eters have no effect if the supplied value is -1 , ensuring that the corresponding value is <i>not</i> g description always refers to values $\neq -1$.
InternalFrequency	Sets internal frequency for processor to the given value (in kHz).
ExternalFrequency	y Sets external frequency for processor to the given value (in kHz).
voltage	Sets voltage for processor to the given value (in mV). A value of 0 shuts down the processor.
	Output Parameters
result	The result is 1 if the operation succeeded, otherwise the result is 0 and the ErrorCode TCR indicates the failure reason.
ErrorCode [TCR]	Set if $result = 0$. Undefined if $result \neq 0$.
= 1	No privilege. Current thread does not have privilege to perform operation.
Note that the active inte page.	rnal and external frequency of all processors are available to all threads via the kernel interface

Pagefaults

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/misc.h>

Word **ProcessorControl** (Word ProcessorNo, InternalFrequency, ExternalFrequency, voltage)

Convenience Programming Interface

Support Functions:

Word ErrorCode () Word ErrNoPrivilege

6.4 MEMORYCONTROL [Privileged Systemcall]

Word	control	\longrightarrow	Word	result
Word	$attribute_0$			
Word	$attribute_1$			
Word	$attribute_2$			
Word	$attribute_3$			

Set the page attributes of the fpages (MR $_{0...k}$) to the *attribute* specified with the fpage.

Input Parameters

control	0 (26/58)	$k_{(6)}$	
k	Specifies the highest MR $_k$ that holds an fpage to set the at $k + 1$.	tributes. The	number of fpages is thus
attribute _i	Specifies the attribute to associate with an fpage. The shardware specific, except for the value 0 which specifies of		
FpageList MR 0k	Fpages to be processed.		
Fpage MR _i	fpage (28/60)	00 a ₍₂₎	
	Fpage to change the attributes. A nilpage specifies a no-op	p.	
а	selects $attribute_a$ to be set as the fpages memory attribute	S.	
	Output Parameters		
result	The result is 1 if the operation succeeded, otherwise the indicates the failure reason.	e result is 0 a	and the ErrorCode TCR
ErrorCode [TCR]	Set if $result = 0$. Undefined if $result \neq 0$.		
=1	No privilege. Current thread does not have privilege to pe	rform operation	on.
= 5	Invalid parameter. Invalid or unsupported memory attribu	te.	

Pagefaults

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/misc.h>

Word MemoryControl (Word control, Word& attributes[4])

Word DefaultMemory

Convenience Programming Interface

Derived Functions:

#include <l4/misc.h>

Word **Set_PagesAttributes** (Word n, Fpage& [n] fpages, Word& [4] attributes) { LoadMRs (0, n, fpages); MemoryControl (n - 1, attributes); }

Support Functions:

Word ErrorCode () Word ErrNoPrivilege Word ErrInvalidParam

MEMORYCONTROL

Chapter 7

Protocols

7.1 Thread Start Protocol [Protocol]

Newly created active threads start immediately by receiving a message from its pager. The received message contains the initial instruction-pointer and stack-pointer for the thread.

From Pager

Initial SF	o (32/64)			MR_2
Initial IP	(32/64)			MR 1
0 (16/48)	0 (4)	$t = 0_{(6)}$	$u = 2_{(6)}$	MR ₀

7.2 Interrupt Protocol [Protocol]

Interrupts are delivered as an IPC call to the interrupt handler thread (i.e., the pager of the interrupt thread). The interrupt is disabled until the interrupt handler sends a re-enable message.

From Interrupt Thread


$-1_{(12/44)}$	0 (4)	0 (4)	$t = 0_{(6)}$	$u = 0_{(6)}$	MR_0
			-		

To Interrupt Thread

7.3 Pagefault Protocol [Protocol]

A thread generating a pagefault will cause the kernel to transparently generate a pagefault IPC to the faulting thread's pager. The behavior of the faulting thread is undefined if the pager does not exactly follow this protocol.

To Pager



rwx

The rwx bits specify the fault reason:

r	read fault				
w	write fault				

write fault execute fault x

A bit set to one reports the type of the attempted access. On processors that do not differentiate between read and execute accesses, x is never set. Read and execute accesses will both be reported by the r bit.

Acceptor [TCR]

 $s = 1_{(6)}$ 0000 0 (22/54)

The acceptor covers the complete user address space. The kernel accepts mappings or grants into this region on behalf of the faulting thread. The received message is discarded.

From Pager

MapItem / GrantItem				
0 (16/48)	0 (4)	$t = 2_{(6)}$	$u = 0_{(6)}$	MR_0

7.4 Preemption Protocol [Protocol]

From Preempted Thread

	$-3_{(12/44)}$	0 (4)	0 (4)	$t = 0_{(6)}$	$u = 0_{(6)}$	MR ₀
--	----------------	-------	-------	---------------	---------------	-----------------


If the message can not be delivered the thread blocks until the receiver is ready.

7.5 Exception Protocol [Protocol]

The exception IPC contains a label, the faulting instruction pointer, and additional architecture specific exception words. The reply from the exception handler contains a label, an instruction pointer where the faulting thread is resumed, and an optional number of additional architecture specific words.

Note that the stack pointer is not explicitly specified to allow architecture specific optimizations.

To Exception Handler



k Number of exception words.


label specifies the exception type.

= -4 System exceptions are defined for all architectures.

= -5 Architecture specific exceptions.

From Exception Handler

k



Number of exception reply words.

IP Location where execution is resumed in the faulting thread.

7.6 Sigma0 RPC protocol [Protocol]

 σ_0 is the initial address space. Although it is *not* part of the kernel, its basic protocol is defined with the kernel. Specific σ_0 implementations may extend this protocol.

The address space σ_0 is idempotent, i.e., all virtual addresses in this address space are identical to the corresponding physical address. Note that pages requested from σ_0 continue to be mapped idempotently if the receiver specifies its complete address space as receive fpage.


 σ_0 gives pages to the kernel and to arbitrary tasks, but only once. The idea is that all pagers request the memory they need in the startup phase of the system so that afterwards σ_0 has exhausted all its memory. Further requests will then automatically be denied.

Kernel Protocol

To σ_0		MR ₂			
	re	equested fpage (32/64	4)		MR 1
	-6 (12/44)	0 (4) 0 (4)	$t = 0_{(6)}$	$u = 2_{(6)}$	MR ₀
requested fpage	-1 (22/	/54)	\$ (6)	0 r w x	
s = 0	Kernel requests the amoun kernel-internal data).	it of memory recon	nmended by	σ_0 for kernel	use (pagetable and other
s eq 0	Kernel requests an fpage of contain ordinary memory.	-	0		J 1
rwx	The rwx bits are ignored.	σ_0 always grants f	pages with n	naximum acce	ess rights to the kernel.


From σ_0

Kernel memory recommendation



amount Amount of memory recommended for kernel use (in bytes).

Grant Response



Grant Reject



User Protocol

To σ_0

00	requested attributes (32/64)							
	requested fpage (32/64)							
	-6 (12/44)	0 (4)	0 (4)	$t = 0_{(6)}$	$u = 2_{(6)}$	MR		
requested fpage	b/2 ¹⁰ (22	2/54)		\$ (6	0 r w x]		

 σ_0 deals with fpages of arbitrary size. A successful response from σ_0 contains an fpage of physically contiguous memory.

- $b \neq -1$ Requests the specific fpage with base address b and size 2^s . If the fpage is neither owned by the kernel nor by a user thread (not even partially), the requested fpage is mapped to the requestor's address space and the fpage is marked as owned by the requesting thread (i.e., fpage is *not* marked as being owned by the address space in which thread resides). Any fpage not belonging to *reserved memory* (see page 79) can be requested. If the requested fpage is already owned by the requestor only the page attributes are modified. No new mapping operations happens.
- b = -1 Requests an fpage of size 2^s but with arbitrary address. If a free fpage of size 2^s is available, it is mapped to the requestor's address space and marked as owned by the requesting thread (i.e., fpage is *not* marked as being owned by the address space in which thread resides). σ_0 is free to use the *requested-attribute* for choosing a best fitting page. Only fpages belonging to *conventional memory* (see page 79) are considered free and handed out upon such anonymous requests.
- rwx The rwx bits are ignored. σ_0 always maps fpages with maximum access rights to the requestor.

requested attributes

- = 0 The page is requested with default attributes.
- $\neq 0$ The page is requested with some architecture dependent attributes.

From σ_0

Map Response

MapItem					
0 (16/48)	0 (4)	$t = 2_{(6)}$	$u = 0_{(6)}$	MR_0	

Map Reject

nilpage (32/64)					
0 (28/60)				1000	MR_{1}
0 (16/48)	0 (4)	$t = 2_{(6)}$	u	= 0 ₍₆₎	MR_0

 σ_0 responds with a *map reject* message if the page is reserved (i.e., kernel space) or already mapped to a different thread, or if memory is exhausted.

Pagefault Protocol

 σ_0 also understands the pagefault protocol (see page 72) and will convert pagefault requests into σ_0 user protocol requests. Further, only memory marked as *conventional memory* (see page 79) can be requested using the pagefault protocol. Any non-conventional memory (including boot loader specific memory) must be requested explicitly using the regular σ_0 protocol.

Incoming pagefault message

faulting user-level IP (32/64)						
fault address (32/64)						
$-2_{(12/44)}$	0 r w x	0 (4)	$t = 0_{(6)}$	$u = 2_{(6)}$	MR_0	

Converted pagefault message

s

0 (32/64)							MR_{2}
fault address/2 ¹⁰ (22/54)				s (6)		0000	MR_{1}
-6 (12/44)	0 (4)	0 (4)	t :	$= 0_{(6)}$	u	$= 2_{(6)}$	MR_0

The minimum supported page size as defined by the PageInfo field in the kernel interface page (see page 3).

7.7 Generic Booting [Protocol]

Machine-specific boot procedures are described on pages 93 ff.

After booting, L4 initializes itself. It generates the basic address space-servers σ_0 , σ_1 and a *root server* which is intended to boot the higher-level system.

 σ_0 , σ_1 and the *root server* are user-level servers and not part of the pure kernel. The predefined ones can be replaced by modifying the following table in the L4 image before starting L4. An empty area specifies that the corresponding server should not be started. Note, that σ_0 is a mandatory service. The kernel debugger *kdebug* is also not part of the kernel and can accordingly be replaced by modifying the table.

		Memo	ryDesc	MemDescPtr		
~	BootInfo	, ,	~	+B0 / +160		
	^	~		+A0 / +140		
~						
~						
~						
~						
Kdebug.config1	Kdebug.config0	MemoryInfo	~	+50 / +A0		
root server.high	root server.low	root server.IP	root server.SP	+40 / +80		
σ_1 .high	$\sigma_1.low$	$\sigma_1.\mathrm{IP}$	$\sigma_1.\text{SP}$	+30 / +60		
σ_0 .high	$\sigma_0.$ low	$\sigma_0.\mathrm{IP}$	$\sigma_0.\mathrm{SP}$	+20 / +40		
Kdebug.high	Kdebug.low	Kdebug.entry	Kdebug.init	+10 / +20		
	~	API Version	$\sim_{(0/32)}$ 'K' 230 '4' 'L'	+0		

The addresses are offsets relative to the configuration page's base address. The configuration page is located at a page boundary and can be found by searching for the magic " $L4\mu K$ " starting at the load address. The IP and SP values however, are absolute addresses. The appropriate code must be loaded at these addresses before L4 is started.

IP Physical address of a server's initial instruction pointer (start).*SP* Physical address of a server's initial stack pointer (stack bottom).

Kdebug.init Physical address of *kdebug*'s initialization routine.

Kdebug.entry	Physical address of <i>kdebug</i> 's exception handler entry point.					
Kdebug.low	Physical address of first byte of kernel debugger. Must be page aligned.					
Kdebug.high	Physical address of last byte of kernel debugger. Must be the last byte in page.					
Kdebug.config	Configuration fields which can be freely interpreted by the kernel debugger. The specific seman- tics of these fields are provided with the specific kernel debuggers.					
BootInfo	Prior to kernel initialization a boot loader can write an arbitrary value into this field. Post- initialization code, e.g., a root server can later read the field. Its value is neither changed nor interpreted by the kernel. This is the generic method for passing system information across kernel initialization.					
MemoryInfo	MemDescPtr (16/32) n (16/32)					
MemDescPtr	Location of first memory descriptor (as an offset relative to the configuration page's base ad- dress). Subsequent memory descriptors are located directly following the first one. For memory descriptors that specify overlapping memory regions, later descriptors take precedence over ear- lier ones.					
n	Initially equals the number of available memory descriptors in the configuration page. Before starting I 4 this number must be initialized to the number of inserted memory descriptors					

Initially equals the number of available memory descriptors in the configuration page. Before starting L4 this number must be initialized to the number of inserted memory descriptors.

Memory	Desc	high/2 ¹⁰ (22	2/54)	\sim (10)	+4 / +8
					+0
		$low/2^{10}$ (22)	/54)	$v \sim t_{(4)}$ type (4) + O
		Memory descriptors should l additional memory descripto			
	high	Address of last byte in mem to 1.	ory region. The ten	least significant add	ress bits are all hardwired
	low	Address of first byte in mem to 0.	nory region. The ten	least significant add	ress bits are all hardwired
v		Indicates whether memory $(v = 1)$.	descriptor refers to	physical memory (v	= 0) or virtual memory
type		Identifies the type of the mer	nory descriptor.		
		Туре	Description		
		0x0	Undefined		
		0x1	Conventional men		
		0x2		(i.e., reserved by ke	
		0x3		y (i.e., device memor	
		0x4		e., available to all us	ers)
		0xE 0xF	Defined by boot lo Architecture depen		
		UXF	Architecture deper	lucin	
t		Identifies the precise type for	boot loader specific	or architecture depe	ndent memory descriptors.

type = 0xE

The type of the memory descriptor is dependent on the bootloader. The t field specifies the exact semantics. Refer to boot loader specification for more info.

type = 0xF

The type of the memory descriptor is architecture dependent. The t field specifies the exact semantics. Refer to architecture specific part for more info.

 $type \neq 0xE, type \neq 0xF$

The type of the memory descriptor is solely defined by the type field. The content of the t field is undefined.

Appendix A

IA-32 Interface


A.1 Virtual Registers [ia32]

Thread Control Registers (TCRs)

TCRs are implemented as part of the ia32-specific user-level thread control block (UTCB). The address of the current thread's UTCB will not change over the lifetime of the thread. Setting the UTCB address of an active thread via THREAD-CONTROL is similar to deletion and re-creation. There is a fixed correlation between the UtcbLocation parameter when invoking THREADCONTROL and the UTCB address. The UTCB address of the current thread can be loaded through a machine instruction

mov %gs:[0], %r

UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.



MyLocalId = UTCB address (32)

gs:[0]

The TCR *MyLocalId* is not part of the UTCB. On ia32 it is identical with the UTCB address and can be loaded from memory location gs:[0].


Message Registers (MRs)

Memory-mapped MRs are implemented as part of the ia32-specific user-level thread control block (UTCB). The address of the current thread's UTCB will not change over the lifetime of the thread. Setting the UTCB address of an active thread via THREADCONTROL is similar to deletion and re-creation. There is a fixed correlation between the UtcbLocation parameter when invoking THREADCONTROL and the UTCB address. The UTCB address of the current thread can be loaded through a machine instruction

mov %gs:[0], %r

UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.

 MR_0 is always mapped to a general register. MR_1 and MR_2 are mapped to general registers when reading a received message; in all other cases, MR_1 and MR_2 are mapped to memory locations. $MR_{3...63}$ are always mapped to memory.



UTCB Memory With Undefined Semantics

The kernel will associate no semantics with memory located at UTCB address...UTCB address + 3. The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

Note, depending on kernel configuration, not all 64 message registers may be available. In this case, no semantics are associated with the memory defined for the unused MRs as above. Note also that when fewer message registers are configured, the kernel may reduce the UTCB size such that memory locations beyond the highest usable message register may not be accessible.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.

A.2 Systemcalls [ia32]

The system-calls which are invoked by the call instruction take the target of the calls from the system-call link fields in the kernel interface page (see page 2). Each system-call link specifies an address relative to the kernel interface page's base address. An application may use instructions other than call to invoke the system-calls, but must ensure that a valid return address resides on the stack.

KERNELINTERFACE [Slow Systemcall]

_	EAX	$-$ KernelInterface \rightarrow	EAX	base address
_	ECX		ECX	API Version
_	EDX		EDX	API Flags
_	ESI	lock: nop	ESI	Kernel ID
_	EDI		EDI	≡
_	EBX		EBX	≡
_	EBP		EBP	≡
_	ESP		ESP	≡

EXCHANGEREGISTERS [Systemcall]

EAX	$-$ Exchange Registers \rightarrow	EAX	result
ECX		ECX	control
EDX		EDX	SP
ESI	call ExchangeRegisters	ESI	IP
EDI		EDI	FLAGS
EBX		EBX	UserDefinedHandle
EBP		EBP	pager
ESP		ESP	≡
	ECX EDX ESI EDI EBX EBP	ECX EDX ESI call <i>ExchangeRegisters</i> EDI EBX EBP	ECXECXEDXEDXESIcall ExchangeRegistersEDIEDIEBXEBXEBPEBP

"FLAGS" refers to the user-modifiable ia32 processor flags that are held in the EFLAGS register.

THREADCONTROL [Privileged Systemcall]

dest	EAX	$-$ Thread Control \rightarrow	EAX	result
Pager	ECX		ECX	\sim
Scheduler	EDX		EDX	\sim
SpaceSpecifier	ESI	call ThreadControl	ESI	\sim
UtcbLocation	EDI		EDI	\sim
_	EBX		EBX	\sim
_	EBP		EBP	\sim
_	ESP		ESP	\equiv
		•		

THREADSWITCH [Systemcall]

dest	EAX	$-$ ThreadSwitch \rightarrow	EAX	\equiv
_	ECX		ECX	\equiv
_	EDX		EDX	\equiv
_	ESI	call ThreadSwitch	ESI	\equiv
_	EDI		EDI	\equiv
_	EBX		EBX	\equiv
_	EBP		EBP	\equiv
_	ESP		ESP	\equiv

SCHEDULE [Systemcall]

dest	EAX	$-$ Schedule \rightarrow	EAX	result
prio	ECX		ECX	\sim
processor control	EDX		EDX	\sim
preemption control	ESI	call Schedule	ESI	\sim
ts len	EDI		EDI	rem ts
total quantum	EBX		EBX	rem total
-	EBP		EBP	\sim
-	ESP		ESP	≡

IPC [Systemcall]

to	EAX	$-$ Ipc \rightarrow	EAX	from
_	ECX		ECX	\sim
FromSpecifier	EDX		EDX	\sim
MR_0	ESI	call <i>Ipc</i>	ESI	MR_0
UTCB	EDI		EDI	\equiv
_	EBX		EBX	MR_{1}
-	EBP		EBP	MR_2
-	ESP		ESP	\equiv

LIPC [Systemcall]

to	EAX	$-$ Lipc \rightarrow	EAX	from
_	ECX		ECX	\sim
FromSpecifier	EDX		EDX	\sim
MR_{0}	ESI	call <i>Lipc</i>	ESI	MR_0
UTCB	EDI		EDI	\equiv
_	EBX		EBX	MR_{1}
_	EBP		EBP	MR_2
-	ESP		ESP	\equiv
		•		

UNMAP [Systemcall]

control	EAX	$-$ Unmap \rightarrow	EAX	\sim
-	ECX		ECX	\sim
_	EDX		EDX	\sim
MR_0	ESI	call Unmap	ESI	MR_0
UTCB	EDI		EDI	\equiv
-	EBX		EBX	\sim
_	EBP		EBP	\sim
-	ESP		ESP	\equiv

SPACECONTROL [Privileged Systemcall]

SpaceSpecifier	EAX	$-$ Space Control \rightarrow	EAX	result
control	ECX		ECX	control
KernelInterfacePageArea	EDX		EDX	\sim
UtcbArea	ESI	call SpaceControl	ESI	\sim
-	EDI		EDI	\sim
-	EBX		EBX	\sim
_	EBP		EBP	\sim
_	ESP		ESP	≡

PROCESSORCONTROL [Privileged Systemcall]

ProcessorNo	EAX	$- \operatorname{Processor} \operatorname{Control} \to$	EAX	result
InternalFrequency	ECX		ECX	\sim
ExternalFrequency	EDX		EDX	\sim
voltage	ESI	call ProcessorControl	ESI	\sim
_	EDI		EDI	\sim
-	EBX		EBX	\sim
-	EBP		EBP	\sim
-	ESP		ESP	\equiv

MEMORYCONTROL

[Privileged Systemcall]

control	EAX	$-$ Memory Control \rightarrow	EAX	result
$attribute_0$	ECX		ECX	\sim
$attribute_1$	EDX		EDX	\sim
MR_{0}	ESI	call MemoryControl	ESI	\sim
UTCB	EDI		EDI	\sim
$attribute_2$	EBX		EBX	\sim
$attribute_3$	EBP		EBP	\sim
-	ESP		ESP	≡

A.3 Kernel Features [ia32]

The ia32 architecture supports the following kernel feature descriptors in the kernel interface page (see page 5).

String Feature

"smallspaces" Kernel has small address spaces enabled.

A.4 IO-Ports [ia32]

On ia32 processors, IO-ports are handled as fpages. IO fpages can be mapped, granted, and unmapped like memory fpages. Their minimal granularity is 1. An IO-fpage of size $2^{s'}$ has a $2^{s'}$ -aligned base address p, i.e. $p \mod 2^{s'}=0$. An fpage with base port address p and size $2^{s'}$ is denoted as described below.

IO fpage $(p, 2^{s'})$	$p_{(16/48)}$	s' (6)	$s = 2_{(6)}$	0 r w x	
	1 (10/40)	(0)	(0)	1	

IO-ports can only be mapped idempotently, i.e., physical port x is either mapped at IO address x in the task's IO address space, or it is not mapped at all.

Generic Programming Interface

#include <l4/space.h>

 Fpage IoFpage (Word BaseAddress, int FpageSize)

 Fpage IoFpageLog2 (Word BaseAddress, int Log2FpageSize < 64)</th>

 Delivers an IO fpage with the specified location and size.

A.5 Space Control [ia32]

The SPACECONTROL system call has an architecture dependent *control* parameter to specify various address space characteristics. For ia32, the *control* parameter has the following semantics.

Input Parameter

control		s 0 (23) small (8)
	S	A value of 1 indicates the intention to change the <i>small address space number</i> for the specified ddress space. The small space number will remain unchanged if $s = 0$.
	small	If $s = 1$, sets the small address space number for the specified address space. Small address pace numbers from 1 to 255 are available. A value of 0 indicates a regular large address space. An assigned small space number is effective on <i>all</i> CPUs in an SMP system. The position (<i>pos</i>) of the least significant bit of <i>small</i> indicates the size of the small space by the ollowing formula: $size = 2^{pos} * 4$ MB. After removing the least significant bit, the remaining its of <i>small</i> indicate the location of the space within a 512 MB region using the following pormula: <i>location</i> = <i>small</i> * 2 MB. Setting the small space number fails if the specified region verlaps with an already existing one. The <i>small</i> field is ignored if $s = 0$, or if the kernel does not support small spaces (see Kernel eatures, page 87).

Output Parameter

control		e 0 (23)	small (8)	
	е	Indicates if the change of small space number was ef input parameter.	fective ($e = 1$). U	Undefined if $s = 0$ in the
	small	The old value for the small space number. A value viously been put into a small address space. An imp happen if a thread within the space accesses memory	olicit change to sn	nall space number 0 can

Generic Programming Interface

#include <l4/space.h>

Word LargeSpace

Word SmallSpace (Word location, size) Delivers a small space number with the specified *location* and size (both in MB). It is assumed that $size = 2^p * 4$ for some value p < 8.

A.6 Memory Attributes [ia32]

The ia32 architecture in general supports the following memory attributes values.

attribute	value
Default	0
Uncacheable	1
Write Combining	2
Write Through	5
Write Protected	6
Write Back	7

Note that some attributes are only supported on certain processors. See the "IA-32 Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide" for the semantics of the memory attributes and which processors they are supported on.

Generic Programming Interface

#include <l4/misc.h>

Word DefaultMemory

Word UncacheableMemory

Word WriteCombiningMemory

Word WriteThroughMemory

Word WriteProtectedMemory

Word WriteBackMemory

A.7 Exception Message Format [ia32]

EAX (32)	$\rm MR_{12}$		
ECX (32)			
EDX (32)			
EBX (32)	MR ₉		
ESP (32)			
EBP (32)			
ESI (32)			
EDI (32)	MR_{5}		
ErrorCode (32)			
ExceptionNo (32)			
EFLAGS (32)			
EIP (32)			
$-4/-5_{(12/44)}$ 0 ₍₄₎ 0 ₍₄₎ $t = 0_{(6)}$ $u = 12_{(6)}$	MR_0		

To Exception Handler

#PF (page fault), **#MC** (machine check exception), and some **#GP** (general protection), **#SS** (stack segment fault), and **#NM** (no math coprocessor) exceptions are handled by the kernel and therefore do not generate exception messages.

Note that executing an INT n instructions in 32-bit mode will always raise a #GP (general protection). The exception handler may interpret the error code (8n + 2, see processor manual) and emulate the INT n accordingly.

A.8 Processor Mirroring [ia32]

Segments

L4 uses a flat (unsegmented) memory model. There are only three segments available: *user_space*, a read/write segment, *user_space_exec*, an executable segment, and *utcb_address*, a read-only segment. Both *user_space* and *user_space_exec* cover (at least) the complete user-level address space. *Utcb_address* covers only enough memory to hold the UTCB address.

The values of segment selectors *are undefined*. When a thread is created, its segment registers SS, DS, ES and FS are initialized with *user_space*, GS with *utcb_address*, and CS with *user_space_exec*. Whenever the kernel detects a general protection exception and the segment registers are not loaded properly, it reloads them with the above mentioned selectors. From the user's point of view, the segment registers cannot be modified.

However, the binary representation of *user_space* and *user_space_exec* may change at any point during program execution. Never rely on any particular value.

Furthermore, the LSL (load segment limit) machine instruction may deliver wrong segment limits, even floating ones. The result of this instruction is always *undefined*.

Debug Registers

User-level debug registers exist per thread. DR0...3, DR6 and DR7 can be accessed by the machine instructions mov n, DRx and mov DRx,r. However, only task-local breakpoints can be activated, i.e., bits G0...3 in DR7 cannot be set. Breakpoints operate per thread. Breakpoints are signaled as #DB exception (INT 1).

Note that user-level breakpoints are suspended when kernel breakpoints are set by the kernel debugger.

Model-Specific Registers

All privileged threads in the system have read and write access to all the Model-Specific Registers (MSRs) of the CPU. Modification of some MSRs may lead to undefined system behavior. Any access to an MSR by an unprivileged thread will raise an exception.

A.9 Booting [ia32]

PC-compatible Machines

L4 can be loaded at any 16-byte-aligned location beyond 0x1000 in physical memory. It can be started in real mode or in 32-bit protected mode at address 0x100 or 0x1000 relative to its load address. The protected-mode conditions are compliant to the Multiboot Standard Version 0.6.

Start Preconditions		
	Real Mode	32-bit Protected Mode
load base (L)	$L \ge 0$ x1000, 16-byte aligned	$L \ge 0 \ge 0 \ge 0$
load offset (X)	X = 0x100 or X = 0x1000	X = 0x100 or X = 0x1000
Interrupts	disabled	disabled
Gate A20	~	open
EFLAGS	I=0	I=0, VM=0
CR0	PE=0	PE=1, PG=0
(E)IP	Х	L + X
CS	L/16	0, 4GB, 32-bit exec
SS,DS,ES	~	0, 4GB, read/write
EAX	~	0x2BADB002
EBX	~	$^{*}P$
$\langle P+0\rangle$		\sim OR 1
$\langle P+4 \rangle$	n/a	below 640 K mem in K
$\langle P+8\rangle$		beyond 1M mem in K
all remaining registers & flags		
(general, floating point,	~	~
ESP, xDT, TR, CRx, DRx)		

L4 relocates itself to 0x1000, enters protected mode if started in real mode, enables paging and initializes itself.


Appendix B

MIPS-64 Interface

B.1 Virtual Registers [MIPS-64]

Thread Control Registers (TCRs)

TCRs are mapped to memory locations. They are implemented as part of the mips64-specific user-level thread control block (UTCB). The address of the current thread's UTCB is identical to the thread's local ID, and is thus immutable. The UTCB (and hence local ID) is available in the k0 register. UTCB objects of the current thread can be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.





The TCR *MyLocalId* is not part of the UTCB. On mips64 it is identical with the UTCB address and is always in the k0 register. The register should be treated as read-only. If modified, the effects are undefined.

Message Registers (MRs)

Message registers MR $_0$ through MR $_8$ map to the processor's general purpose register file for IPC and LIPC calls. The remaining message registers map to memory locations in the UTCB. MR $_9$ starts at byte offset 200 in the UTCB, and successive message registers follow in memory.

The first nine message registers are mapped to the registers v1, s0 to s7. MR 9...63 are mapped to memory in the UTCB.

MR 0...8

MR 0 (64)	v1
MR 1 (64)	s0
MR 2 (64)	s1
MR 3 (64)	s2
MR 4 (64)	s3
MR 5 (64)	s4
MR 6 (64)	s5
MR 7 (64)	s6
MR 8 (64)	s7

MR 0...63 [UTCB fields]



UTCB Memory With Undefined Semantics

The kernel will associate no semantics with memory located at UTCB address + 128... UTCB address + 199. The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

Note, depending on kernel configuration, not all 64 message registers may be available. In this case, no semantics are associated with the memory defined for the unused MRs as above. Note also that when fewer message registers are configured, the kernel may reduce the UTCB size such that memory locations beyond the highest usable message register may not be accessible.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.

B.2 Systemcalls [MIPS-64]

The system-calls invoked via the *jal* instruction are located in the kernel's area of the virtual address space. Their precise locations are stored in the kernel interface page (see page 2). One may invoke the system calls with any instruction that branches to the appropriate target, as long as the return-address register *RA* contains the correct return address.

The locations of the system-calls are fixed during the life of an application, although they may change outside of the life of an application. It is not valid to prelink an application against a set of system call locations. The official locations are always provided in the KIP.

In general, the kernel follows the MIPS ABI64 calling convention for the system call boundary. This means that arguments are passed in the a0...a7 registers (t0...t3 = a4...a7), and the result is placed in the v0 register. All floating point registers are preserved across a system call. All other registers contain return values, are undefined, or may be preserved according to processor specific rules.

KERNELINTERFACE [Slow Systemcall]

0x1FACECA1114E1F64	at	$-$ KernelInterface \rightarrow	at	=
_	v0,v1		v0,v1	≡
_	a0a3		a0a3	≡
_	a4	opcode 0x07FFFFFF	a4	KIP base address
_	a5	_	a5	API Version
_	a6		a6	API Flags
_	a7		a7	Kernel ID
_	t4t7		t4t7	≡
_	s0s7		s0s7	≡
_	t8, t9		t8, t9	≡
_	gp, sp		gp, sp	≡
_	s8		s8	≡
_	ra		ra	≡

For this system-call, all registers other than the output registers are preserved.

EXCHANGEREGISTERS [Systemcall]

_	at	$-$ Exchange Registers \rightarrow	at	\sim
_	v0		vO	result
_	v1		v1	\sim
dest	a0	jal ExchangeRegisters	a0	control
control	a1		a1	SP
SP	a2		a2	IP
IP	aЗ		a3	FLAGS
FLAGS	a4		a4	pager
UserDefinedHandle	a5		a5	UserDefinedHandle
pager	аб		аб	\sim
-	а7		а7	\sim
-	t4t7		t4t7	\sim
-	s0s7		s0s7	\sim
-	t8, t9		t8, t9	\sim
-	gp		gp	\sim
-	sp		sp	≡
-	s8		s8	≡
-	ra		ra	\sim

THREADCONTROL [Privileged Systemcall]

		Thread Control	L .	
-	at	$-$ Thread Control \rightarrow	at	\sim
-	v0		v0	result
-	v1		v1	\sim
dest	a0	jal <i>ThreadControl</i>	a0	\sim
space	a1		a1	\sim
scheduler	a2		a2	\sim
pager	аЗ		a3	\sim
SendRedirector	a4		a4	\sim
ReceiveRedirector	a5		a5	\sim
UTCB	a6		a6	\sim
-	a7		a7	\sim
_	t4t7		t4t7	\sim
-	s0s7		s0s7	\sim
-	t8, t9		t8, t9	\sim
-	gp		gp	\sim
-	sp		sp	\equiv
-	s8		s8	≡
-	ra		ra	\sim

THREADSWITCH [Systemcall]

_	at	$-$ ThreadSwitch \rightarrow	at	\sim
_	v0, v1		v0, v1	\sim
dest	a0		a0	\sim
_	a1a3	jal ThreadSwitch	a1a3	\sim
_	a4a7		a4a7	\sim
_	t4t7		t4t7	\sim
_	s0s7		s0s7	\sim
_	t8, t9		t8, t9	\sim
-	gp		gp	\sim
_	sp		sp	\equiv
-	s8		s8	\equiv
-	ra		ra	\sim

SCHEDULE [Systemcall]

_	at	$-$ Schedule \rightarrow	at	\sim
-	v0		v0	result
-	v1		v1	\sim
dest	a0	jal <i>Schedule</i>	a0	\sim
processor control	al		al	\sim
priority	a2		a2	\sim
preemption control	аЗ		аЗ	\sim
ts len	a4		a4	rem ts
total quantum	a5		a5	rem total
-	a6a7		a6a7	\sim
_	t4t7		t4t7	\sim
-	s0s7		s0s7	\sim
-	t8, t9		t8, t9	\sim
-	gp		gp	\sim
-	sp		sp	≡
-	s8		s8	\equiv
-	ra		ra	\sim

IPC [Systemcall]

_	at	$-$ Ipc \rightarrow	at	\sim
_	v0	_	v0	result
MR_{0}	v1		v1	MR_0
to	a0	jal <i>Ipc</i>	a0	\sim
FromSpecifier	al		al	\sim
-	a2		a2	\sim
_	a3		аЗ	\sim
_	a4a7		a4a7	\sim
_	t4t7		t4t7	\sim
MR_{1}	s0		s0	MR_{1}
MR_2	s1		s1	MR_2
MR_{3}	s2		s2	MR_3
MR_4	s3		s3	MR_4
MR_{5}	s4		s4	MR_{5}
MR_{6}	s5		s5	MR_{6}
MR_{7}	s6		s6	MR_7
MR_{8}	s7		s7	MR_8
_	t8, t9		t8, t9	\sim
_	gp		gp	\sim
_	sp		sp	\equiv
_	s8		<i>s</i> 8	\equiv
_	ra		ra	\sim

LIPC [Systemcall]

_	at	$-$ Lipc \rightarrow	at	\sim
_	v0		v0	result
MR_{0}	v1		v1	MR_0
to	a0	jal <i>Lipc</i>	a0	\sim
FromSpecifier	al		al	\sim
-	a2		a2	\sim
-	a3		a3	\sim
-	a4a7		a4a7	\sim
-	t4t7		t4t7	\sim
MR_{1}	s0		s0	MR_{1}
MR_2	s1		s1	MR_2
MR_{3}	s2		s2	MR_3
MR_4	s3		s3	MR_4
MR_{5}	s4		s4	MR_{5}
MR_{6}	s5		s5	MR_{6}
MR_{7}	s6		s6	MR_7
MR_{8}	s7		s7	MR_8
-	t8, t9		t8, t9	\sim
-	gp		gp	\sim
-	sp		sp	\equiv
-	<i>s</i> 8		s8	≡
-	ra		ra	\sim
		•		

UNMAP [Systemcall]

_	at	$-$ Unmap \rightarrow	at	\sim
_	v0, v1		v0, v1	\sim
control	a0		a0	\sim
_	a1a3	jal Unmap	a1a3	\sim
_	a4a7		a4a7	\sim
_	t4t7		t4t7	\sim
_	s0s7		s0s7	\sim
_	t8, t9		t8, t9	\sim
_	gp		gp	\sim
_	sp		sp	\equiv
_	s8		s8	\equiv
_	ra		ra	\sim

SPACECONTROL [Privileged Systemcall]

_	at	$-$ Space Control \rightarrow	at	\sim
_	v0		v0	result
_	v1		v1	\sim
SpaceSpecifier	a0	jal <i>SpaceControl</i>	a0	control
control	al		a1	\sim
KernelInterfacePageArea	a2		a2	\sim
UtcbArea	аЗ		a3	\sim
_	a4		a4	\sim
_	a5a7		a5a7	\sim
_	t4t7		t4t7	\sim
_	s0s7		s0s7	\sim
-	t8, t9		t8, t9	\sim
-	gp		gp	\sim
_	sp		sp	≡
-	<i>s</i> 8		s8	\equiv
_	ra		ra	\sim
		·		

PROCESSORCONTROL [Privileged Systemcall]

_	at	$-$ Processor Control \rightarrow	at	\sim
_	v0		v0	result
_	v1		v1	\sim
processor no	a0	jal ProcessorControl	a0	\sim
InternalFreq	al		al	\sim
ExternalFreq	a2		a2	\sim
voltage	аЗ		аЗ	\sim
_	a4a7		a4a7	\sim
_	t4t7		t4t7	\sim
_	s0s7		s0s7	\sim
_	t8, t9		t8, t9	\sim
-	gp		gp	\sim
-	sp		sp	\equiv
-	s8		s8	\equiv
-	ra		ra	\sim

MEMORYCONTROL [Privileged Systemcall]

_	at	$-$ Memory Control \rightarrow	at	\sim
_	v0		v0	result
_	v1		v1	\sim
control	a0	jal MemoryControl	a0	\sim
$attribute_0$	a1		al	\sim
$attribute_1$	a2		a2	\sim
$attribute_2$	аЗ		a3	\sim
$attribute_3$	a4		a4	\sim
_	a5a7		a5a7	\sim
_	t4t7		t4t7	\sim
_	s0s7		s0s7	\sim
_	t8, t9		t8, t9	\sim
_	gp		gp	\sim
_	sp		sp	≡
_	s8		s8	≡
_	ra		ra	\sim

B.3 Memory Attributes [MIPS-64]

The mips64 architecture supports the following memory/cache attribute values, to be used with the MEMORYCONTROL system-call:

attribute	value
Default	0
Uncached	1
Write-back	2
Write-through	3
Write-through (no allocate)	4
Coherent	5
Flush-I (Flush instruction cache)	30
Flush-D (Flush data cache)	31

The default attributes depend on the platform and not all modes are defined for all processors.

Before disabling the cache for a page, the software must ensure that all memory belonging to the target page is flushed from the cache.

B.4 Exception Message Format [MIPS-64]

System Call Trap

a7 (64)	$\rm MR_{13}$
a6 (64)	$\rm MR_{12}$
a5 (64)	MR $_{11}$
a4 (64)	MR $_{10}$
a3 (64)	MR 9
a2 (64)	MR ₈
a1 (64)	MR ₇
a0 (64)	MR ₆
v1 (64)	MR_{5}
v0 (64)	MR_{4}
Status (64)	MR 3
SP (64)	MR_{2}
IP (64)	MR 1
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	MR_0

System Call Trap Message to Exception Handler

When user code executes the Mips *syscall* instruction, the kernel delivers the system call trap message to the exception handler. The kernel preserves only partial user state when handling a *syscall* instruction. State is preserved similarly for the inclusive set of saved registers according the MIPS ABI 64,n32,o32 for function calls. The *Status* value is described under *Generic Traps*.


The non-volatile registers are: s0 ... s7, gp, sp, fp/s8

The volatile registers are: AT, v0, v1, a0 ... a7, t4 ... t9, k0, k1, ra, hi, lo

Thread virtual registers may also be clobbered.

Generic Traps

Generic Trap Message To Exception Handler



The kernel synthesizes exception messages in response to architecture specific events. Some traps are handled by the kernel and therefore do not generate exception messages. The kernel preserves all user state, including thread virtual registers. The *Status* value is encoded as *bits:* 31...1 = Flags: 31...1, *bit:* 0 = Branch. *Branch* indicates whether the exception took place in a branch delay slot or not.

The following is a table of values for the Generic Trap *ExceptionNo*:

Exception	ExceptionNo	ErrorCode	Delivered
Interrupt	0	-	No
TLB Write Denied	1	-	No
TLB Miss Load	2	-	No
TLB Miss Store	3	-	No
Address Error (load/execute)	4	BadVAddress	Yes
Address Error (store)	5	BadVAddress	Yes
Bus Error (instruction)	6	-	Yes
Bus Error (data)	7	-	Yes
System Call	8	-	$v0 \ge 0$
Break Point	9	-	$!(-111 \ge AT \ge -100)$
Reserved Instruction	10	Instruction	$AT \neq MAGIC_KIP_REQUEST$
Coprocessor Unavailable	11	Number	CP0, CP2, CP3
Arithmetic Overflow	12	-	Yes
Trap	13	-	Yes
Virtual Coherency (instruction)	14	-	Yes
Floating Point	15	-	Yes
Watch Point	23	-	Unless used by kdb
Virtual Coherency (data)	31	-	Yes

Note, not all of these exceptions will be delivered via exception IPC. Some will be handled by the kernel. Delivered exceptions are indicated in the last column of the table above.

B.5 Exchange Registers [MIPS-64]

The EXCHANGEREGISTERS system call has an architecture dependent *FLAGS* parameter to specify various user-level CPU flags that can be controlled. For MIPS64, the *FLAGS* parameter has the same fields as the MIPS *status* register. Not all bits in the *status* register are controllable. The following shows which bits are valid.

X	\sim (4)	XXXXX	\sim (17)	X	\sim (4)	
---	------------	-------	-------------	---	------------	--

B.6 Booting [MIPS-64]

The kernel is provided as an ELF file and must be loaded according to the load addresses defined in the ELF header (corresponding to the physical region of the virtual address space). The kernel must be started in 64bit mode.

BOOTING


Appendix C

ARM Interface

C.1 Virtual Registers [ARM]

Thread Control Registers (TCRs)

TCRs are mapped to memory locations. They are implemented as part of the ARM-specific user-level thread control block (UTCB). The address of the current thread's UTCB will not change over the lifetime of the thread. The UTCB address of the current thread can be read from the memory location 0xFF000FF0. UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.



MyLocalId = UTCB address (32) 0xFF000FF)
---	---

The TCR *MyLocalId* is not part of the UTCB. On ARM it is identical with the UTCB address and can be obtained by a load from memory location 0xFF0000FF0.

Message Registers (MRs)


Message registers MR_0 through MR_5 map to the processor's general purpose register file for IPC, LIPC and unmap calls. The remaining message registers map to memory locations in the UTCB. MR_5 starts at byte offset 84 in the UTCB, and successive message registers follow in memory.

The first six message registers are mapped to the registers r3 to r8. MR 6...63 are mapped to memory in the UTCB.



MR 0 (32)	r3
MR 1 (32)	r4
MR _{2 (32)}	r5
MR 3 (32)	rб
MR 4 (32)	r7
MR 5 (32)	r8

 $MR_{6...63}$ [UTCB fields]



UTCB Memory With Undefined Semantics

The kernel will associate no semantics with memory located at UTCB address + 64...UTCB address + 87. The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

Note, that depending on kernel configuration, not all 64 message registers may be available. In this case, no semantics are associated with the memory defined for the unused MRs as above. Note also that when fewer message registers are configured, the kernel may reduce the UTCB size such that memory locations beyond the highest usable message register may not be accessible.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.

C.2 Systemcalls [ARM]

The system-calls, which are invoked by the bl instruction, take the target of the calls from the system call link fields in the kernel interface page (see page 2). Each system-call link value specifies an address relative to the kernel interface page's base address. One may invoke the system calls with any instruction that branches to the appropriate target, as long as the return-address is contained in r14.

The locations of the system-calls are fixed during the life of an application, although they may change outside of the life of an application. It is not valid to prelink an application against a set of system call locations. The official locations are always provided in the KIP.

The sp and lr registers are always preserved across system calls. Unless defined below, registers r8...r12 have undefined values following system calls other than KernelInterface.

KERNELINTERFACE [Slow Systemcall]

_	r0	$-$ KernelInterface \rightarrow	r0	KIP base address
_	rl		rl	API Version
_	r2		r2	API Flags
_	r3	bl 0xFE0000B4	r3	Kernel ID
_	r4		r4	≡
_	r5		r5	≡
_	r6		rб	≡
-	r7		r7	≡

For this system-call all registers other than the output registers are preserved.

EXCHANGEREGISTERS [Systemcall]

dest	r0	$-$ Exchange Registers \rightarrow	r0	result
control	r1		r1	control
SP	r2		r2	SP
IP	r3	bl ExchangeRegisters	r3	IP
FLAGS	r4		r4	FLAGS
UserDefinedHandle	r5		r5	UserDefinedHandle
pager	rб		r6	pager \sim
-	r7		r7	\sim

The FLAGS field corresponds to the ARM CPSR register.

THREADCONTROL [Privileged Systemcall]

dest	r0	$-$ Thread Control \rightarrow	r0	result
space	r1		r1	\sim
scheduler	r2		r2	\sim
pager SendRedirector	r3	bl ThreadControl	r3	\sim
SendRedirector	r4		r4	\sim
ReceiveRedirector	r5		r5	\sim
UTCB	r6		r6	\sim
-	r7		r7	\sim

THREADSWITCH [Systemcall]

dest	r0	$-$ ThreadSwitch \rightarrow	r0	\sim
_	r1		r1	\sim
_	r2		r2	\sim
_	r3	bl ThreadSwitch	r3	\sim
_	r4		r4	\sim
_	r5		r5	\sim
_	r6		rб	\sim
_	r7		r7	\sim

SCHEDULE [Systemcall]

dest	r0	$-$ Schedule \rightarrow	r0	result
ProcessorControl	r1		r1	\sim
priority	r2		r2	\sim
PreemptionControl	r3	bl Schedule	r3	\sim
ts len	r4		r4	rem ts rem total
total quantum	r5		r5	rem total
_	rб		rб	\sim
_	r7		r7	\sim
-	r7			\sim

IPC [Systemcall]

dest	r0	$-$ Ipc \rightarrow	r0	result
FromSpecifier	r1		r1 r2	\sim
_	r2		r2	\sim
MR_0	r3	bl <i>Ipc</i>	r3 r4	MR_0
MR_1	r4		r4	MR_1
MR_2	r5		r5	MR_2
MR_3	rб		r5 r6	MR_3
MR_4	r7		r7 r8	MR_4
MR_5	r8		r8	result ~ MR ₀ MR ₁ MR ₂ MR ₃ MR ₄ MR ₅

LIPC [Systemcall]

dest	r0	$-$ Lipc \rightarrow	r0	result
FromSpecifier	rl		rl	\sim
_	r2		r2	\sim
MR_0	r3	bl <i>Lipc</i>	r3	MR_0
MR_1	r4		r4	MR_1
MR_2	r5		r5	MR_2
MR_3	r6		r6	MR_3
MR_4	r7		r7	MR_4
MR_5	r8		r8	MR_5
		•		

UNMAP [Systemcall]

control	r0	$-$ Unmap \rightarrow	r0	\sim
_	rl		rl	\sim
_	r2		r2	\sim
MR_0	r3	bl <i>Unmap</i>	r3	MR_0
MR_1	r4		r4	MR_1
MR_2	r5		r5	MR_2
MR_3	r6		rб	MR_3
MR_4	r7		r7	$\frac{MR_4}{MR_5}$
MR_5	r8		r8	MR_5
		•		

SPACECONTROL [Privileged Systemcall]

SpaceSpecifier	r0	$-$ Space Control \rightarrow	r0	result
control	r1		rl	control
KernelInterfacePageArea	r2		r2	\sim
UtcbArea	r3	bl SpaceControl	r3	\sim
_	r4		r4	\sim
_	r5		r5	\sim
_	r6		rб	~ ~
_	r7		r7	\sim

PROCESSORCONTROL [Privileged Systemcall]

ProcessorNo	r0	- Processor Control \rightarrow	r0	result
InternalFreq	r1		r1	\sim
ExternalFreq	r2		r2	\sim
voltage	r3	bl ProcessorControl	r3	\sim
-	r4		r4	\sim
_	r5		r5	\sim
-	r6		r6 r7	\sim
-	r7		r7	\sim

MEMORYCONTROL [Privileged Systemcall]

control	r0	$-$ Memory Control \rightarrow	r0	result
	r1		r1	\sim
$attribute_1$	r2		r2	\sim
$attribute_2$	r3	bl MemoryControl	r3	\sim
$attribute_3$	r4		r4	\sim
_	r5		r5	\sim
_	rб		r6	\sim
_	r7		r7	\sim

C.3 Kernel Features [ARM]

The ARM architecture supports the following kernel feature descriptors in the kernel interface page (see page 5).

String	Feature	
"PIDs" "virtualspaceids"	Kernel has ARM-PID support enabled. Kernel has virtual-space identifiers enabled.	

C.4 Memory Attributes [ARM]

The ARM architecture supports the following memory/cache attribute values, to be used with the MEMORYCONTROL system-call:

attribute	value
Default	0
Uncached	1
WriteCombine	2
WriteThrough	3
FlushI	29
FlushD	30
Flush (I + D)	31

The default memory attributes specify cached access.

Before disabling the cache for a page, the software must ensure that all memory belonging to the target page is flushed from the cache.

C.5 Space Control [ARM]

The SPACECONTROL system call has an architecture dependent *control* parameter to specify various address space characteristics. For ARM, the *control* parameter has the following semantics.

Input Parameter

	control	vspace (16)	0 (9)	PID (7)
--	---------	-------------	-------	---------

PID If the kernel has ARM-PID support, this sets the PID register value that will be loaded for threads in this address space. The effect of this is described in the Fast Context Switch Extension section of the ARM Architecture Reference Manual. All addresses supplied to and returned from kernel syscalls (e.g. UTCB location) correspond to the MVA.
 vspace If the kernel has virtual-space identifiers support, then the vspace field specifies the VirtualSpaceID of the current address space. Address spaces with the same VirtualSpaceID

are defined as having no conflicting aliases of physical pages in their virtual address space. A typical example is a single-address-space operating system. The L4 kernel can optimize address space switches for ARM virtual caches with knowledge of this address space relationship. It is up to the privileged services to enforce the non-conflicting address space layout. A violation of this rule will corrupt all address spaces with the same VirtualSpaceID and violate security.

C.6 Exchange Registers [ARM]

The EXCHANGEREGISTERS system call has an architecture dependent *FLAGS* parameter to specify various user-level CPU flags that can be controlled. For ARM, the *FLAGS* parameter has the same fields as the ARM *CPSR* register. Not all bits in the *CPSR* are controllable. The following shows which bits are valid.

NZCVQ ~ (21)	T \sim (5)	
--------------	--------------	--

C.7 Exception Message Format [ARM]

	Flags (32)					
	Sysca	ll ₍₃₂₎			MR $_{12}$	
	LR	(32)			MR 11	
	SP	(32)			MR 10	
	PC	(32)			MR 9	
	r3 ((32)			MR ₈	
	r2 ((32)			MR 7	
	r1 ((32)			MR ₆	
	r0 ((32)			MR $_5$	
	r7 ((32)			MR 4	
r6 (32)					MR 3	
r5 (32)					MR_2	
r4 (32)						
-5 (12)	0 (4)	0 (4)	$t = 0_{(6)}$	$u = 13_{(6)}$	MR_0	


Syscall emulation exception message

On execution of an ARM SWI instruction, the above message is delivered to the thread's exception handler.

The *Syscall* field contains the encoding of the instruction causing the system call exception. The exception handler can decode the system call number from the lower 24 bits.

Generic Traps

Generic Trap Message To Exception Handler



The kernel synthesizes exception messages in response to architecture specific events. Some traps are handled by the kernel and therefore do not generate exception messages. The kernel preserves all user state.

The following is a table of values for the Generic Trap *ExceptionNo*:

Exception	ExceptionNo	ErrorCode	Delivered
Undefined instruction	1	Instruction	Yes
Data abort	0x100 + (fault status)	Fault address	(external aborts/unhandled)
Reset exception			No
FIQ exception			No

Note, not all of these exceptions will be delivered via exception IPC. Some will be handled by the kernel. Delivered exceptions are indicated in the last column of the table above.

C.8 Thumb mode extensions [ARM]

On CPUs that support thumb mode, certain kernel operations are extended to provide support specifying the mode of operation.

In certain cases, the L4 kernel honors the mode-bit set in the LSB of an instruction-pointer. In these cases, when setting the instruction pointer of a thread, the thread's CPU mode is set to ARM mode if the LSB is clear, otherwise the thread's CPU mode is set to THUMB mode. The following is a list of kernel operations which comply.

- Asynchronous preemption see page 34. The LSB of the *PreemptCallbackIP* TCR is honored. The kernel also sets the LSB of the *PreemptedIP* with the thread's thumb state.
- *Exchange Registers*. The *IP* input field is honored. The LSB of the *IP* output is undefined. The *FLAGS* output value contains the correct value of the thumb bit. If the *FLAGS* input is specified, the thumb bit it contains overrides the LSB of the *IP* input.
- Thread start protocol.
- Generic booting protocol.

The kernel interface page contains additional vectors for making system calls from thumb mode starting at offset 0x110.

~	tSchedule SC	tTHREADSWITCH SC	Reserved	+130
tExchangeRegisters SC	tUNMAP <i>SC</i>	tLIPC SC	tIPC SC	+120
tMEMORYCONTROL <i>pSC</i>	tProcessorControl pSC	tTHREADCONTROL <i>pSC</i>	tSpaceControl <i>pSC</i>	+110

C.9 Booting [ARM]

The kernel is provided as an ELF file and must be loaded at the physical load address defined in the ELF header. It must begin execution at the corresponding physically addressed entry point with MMU disabled.

Appendix D

Generic BootInfo

D.1 Generic BootInfo [Data Structure]

The generic BootInfo structure contains boot loader specific data such as loaded modules or files, location of system tables, etc. The data structure can be located anywhere in memory, but must be aligned at a word size.

The BootInfo structure is a pure boot loader specific object. That is, the kernel does not associate any semantics with its contents. A boot loader is free to choose whether to provide a BootInfo structure or not. Starting a system without a generic BootInfo structure is perfectly valid.

	First BootI	nfo Record		First Entry
	~		Num Entries	+10 / +20
First Entry	Size	Version	Magic	BootInfo
+C / +18	+8 / +10	+4 / +8	+0	

The base address of the bootinfo structure is specified by the Bootinfo field in the kernel interface page (see page 4). Note that the base address as specified by the BootInfo field is a physical address. An application running on virtual memory must determine the location of the BootInfo structure within its own address space by other means.

BootInfo Description

Magic	The magic number 0x14B0021D. The magic also determines the endianess of the structure (i.e., the value 0x1D02B014 indicates that the endian is wrong). The word size of the BootInfo structure is defined by the word size specified in the kernel interface page (see page 3).
Version	API version of the BootInfo structure. This document describes version 1. Note that any changes in the BootInfo records themselves do not influence the version in the main BootInfo structure. This enables BootInfo records to be added or modified without introducing major incompatibili- ties with a program that parses the BootInfo structure. Only the added/modified BootInfo record types are influenced by the update.
Size	The size (in bytes) of the complete BootInfo structure, including all BootInfo records and data referenced by these records.
First Entry	Points to the first BootInfo record. <i>First Entry</i> is given as an address relative to the base address of the BootInfo structure itself.
Num Entries	Number of BootInfo records in the BootInfo structure.

Generic BootInfo Record

The exact structure of a BootInfo record is determined by the type of the record. Only the three first words of the record are defined for all BootInfo record types.

Offset Next	Version	Туре
+8 / +10	+4 / +8	+0

Specifies the type of the BootInfo record.

Convenience Programming Interface

#include <l4/bootinfo.h>

- struct BOOTREC { Word raw [*] } Bool BootInfo_Valid (void* BootInfo) Checks whether specified BootInfo structure is valid or not (i.e., whether the magic number and the version number are correct). Word BootInfo_Size (void* BootInfo) Delivers the size (in bytes) of the BootInfo structure. It is assumed that BootInfo specifies a valid BootInfo structure. BootRec* BootInfo_FirstEntry (void* BootInfo) Delivers the first BootInfo record of the BootInfo structure. It is assumed that BootInfo specifies a valid BootInfo structure. Word BootInfo_Entries (void* BootInfo) Delivers the number of BootInfo records in the BootInfo structure. It is assumed that BootInfo specifies a valid BootInfo structure. Word Type (BootRec*BootRec) [BootRec_Type] Delivers the type of the BootInfo record.
- BootRec* Next
 (BootRec* BootRec)
 [BootRec_Next]

 Delivers the next BootInfo record. The value returned by the last BootInfo record in the BootInfo structure is undefined.
 [BootRec_Next]

BootInfo Records D.2 [BootInfo]

BootInfo records can be listed in any order. This section lists currently defined BootInfo records. A program encountering an unknown BootInfo record can skip past the record using the ubiquitous Offset Next field.

Simple Module	boot loader.			memory by the	
			Cmdline Off	Size	+10 / +20
	Start	Offset Next	version $= 1$	type = 0x1	
	+C / +18	+8 / +10	+4 / +8	+0	
Start	Physical address of	first byte in loaded r	nodule.		
Size	Size of loaded modu	ıle (in bytes).			
Cmdline Off	Address of comman dress is specified rel		,		line exists. Ad-

Simple Executable The Simple Executable BootInfo record specifies an executable file which has been loaded into main memory and relocated by the boot loader. The record can only specify simple executables with single code, data, and bss sections.

Cmdline Off	Label	Flags	Initial IP	+30 / +60
Bss.Size	Bss.Vstart	Bss.Pstart	Data.Size	+20 / +40
Data.Vstart	Data.Pstart	Text.Size	Text.Vstart	+10 / +20
Text.Pstart	Offset Next	version $= 1$	type = 0x2	
+C/+18	+8 / +10	+4 / +8	+0	

Pstart	Physical address of first byte in code/data/bss section of the loaded executable.
Vstart	Virtual address of first byte in code/data/bss section of the loaded executable.

- Size Size of code/data/bss section (in bytes).
- Initial IP Virtual address of entry point for loaded executable.
- Flags for the loaded executable (defined by boot loader or application programs). Note that Flags regular applications may not necessarily have write permissions on the Flags field.
- Freely available word (defined by boot loader or application programs). Note that regular appli-Label cations may not necessarily have write permissions on the Label field.
- Address of command line associated with loaded executable, or 0 if no command line exists. Cmdline Off Address is specified relative to base address of current BootInfo record.

```
EFI Tables
```

The *EFI Tables* BootInfo record specifies the location and size of the EFI memory map, and the location of the EFI system table.

		<i>j</i>			
	Memdesc Version	Memdesc Size	Memmap Size	Memmap	+10 / +20
	Systab	Offset Next	version $= 1$	type = $0x101$	
	+C / +18	+8 / +10	+4 / +8	+0	
Systab	Physical address of	EFI system table, or	0 if EFI system tab	le is not present.	
Memmap	Physical address of	EFI memory map. U	Undefined if Memma	p Size = 0.	
Memmap Size	Size (in bytes) of the	e EFI memory map,	or 0 if EFI memory	map is not present.	
Memdesc Size	Size (in bytes) of de	scriptor entries in th	e EFI memory map.	Undefined if Memr	napSize=0.
Memdesc Version	Version of descripto	r entries in the EFI 1	memory map. Under	fined if Memmap Siz	e = 0.

Multiboot info The *Multiboot info* BootInfo record specifies the location of the first byte in the multiboot header.

Multiboot Addr	Offset Next	version $= 1$	type = $0x102$
+C / +18	+8 / +10	+4 / +8	+0

Multiboot Addr Physical address of first byte in multiboot header.

Convenience Programming Interface

#include <l4/bootinfo.h>

Word BootInfo_Module Word BootInfo_SimpleExec

Word BootInfo_EFITables

Word BootInfo_Multiboot

Word Module_Start (BootRec* b)
Word Module_Size (BootRec* b)
Delivers the start and size of the specified boot module.

*char** **Module_Cmdline** (*BootRec* b*) Delivers the command line of the specified boot module, or 0 if command line does not exist.

WordSimpleExec_TextPstart(BootRec*b)WordSimpleExec_TextVstart(BootRec*b)WordSimpleExec_DataPstart(BootRec*b)WordSimpleExec_DataVstart(BootRec*b)WordSimpleExec_DataSize(BootRec*b)WordSimpleExec_BssPstart(BootRec*b)WordSimpleExec_BssVstart(BootRec*b)

Word SimpleExec_BssSize (BootRec*b)
Delivers physical start address, virtual start address, and size of the code/data/bss section of the
specified executable.

Word **SimpleExec_InitialIP** (BootRec* b) Delivers virtual address of entry point for the specified executable.

Word SimpleExec_Flags (BootRec* b)

void SimpleExec_Set_Flags (BootRec*b, Word w)
Delivers/sets the flags field for the specified executable.

Word SimpleExec_Label (BootRec*b)

void SimpleExec_Set_Label (BootRec* b, Word w) Delivers/sets the label field for the specified executable.

char SimpleExec_Cmdline* (*BootRec*b*) Delivers the command line of the specified executable, or 0 if command line does not exist.

Word **EFI_Systab** (*BootRec** *b*) Delivers the EFI system table, or 0 if system table not present.

Word **EFI_Memmap** (BootRec* b)

Word **EFI_MemmapSize** (BootRec* b)

Word EFI_MemdescSize (BootRec* b)

Word EFI_MemdescVersion (BootRec*b)

Delivers location of the EFI memory map, size of memory map, size of memory map descriptor entries, and version of memory map descriptor entries. If *EFI_MemmapSize ()* delivers 0, the other return values are undefined.

Word **MBI_Address** (BootRec* b)

Delivers the physical location of the first byte in the multiboot header.

Appendix E

Development Remarks

These remarks illuminate the design process from version 2 to version 4.

E.1 Exception Handling

The current model decided upon for exception handling in L4 is to associate an exception handler thread with each thread in the system (see page 62). This model was chosen because it allowed us to handle exceptions generically without introducing any new concepts into the API. It also closely resembles the current page fault handling model.

Another model for exception handling is to use callbacks. Using this model an instruction pointer for a callback function and a pointer to an exception state save area is associated with each thread. Upon catching an exception the kernel stores the cause of the exception into the save area and transfers execution to the exception callback function.

It is evident that the callback model can be faster than the IPC model because the callback model may require only one control transfer into the kernel whereas the IPC model will require at least two. Nevertheless, the IPC model was chosen because it introduces no new mechanisms into the kernel, and we are currently not aware of any real life scenario where the extra performance gain you very much. There exists a challenge to prove these claims wrong. See http://l4hq.org/fun/ for the rules of the challenge.

Table of Procs, Types, and Constants

	used system call	page
AbortIpc_and_stop (ThreadId t) ThreadState	ExchangeRegisters	22
AbortIpc_and_stop (ThreadId t, Word& sp, ip, flags) ThreadState	EXCHANGEREGISTERS	22
AbortReceive_and_stop (ThreadId t, Wordee sp, 1p, nags) ThreadState	EXCHANGEREGISTERS	22
AbortReceive_and_stop (ThreadId t, Word& sp, ip, flags) ThreadState	EXCHANGEREGISTERS	22
AbortSend_and_stop (ThreadId t) ThreadState	EXCHANGEREGISTERS	22
AbortSend_and_stop (ThreadId t, Word& sp, ip, flags) ThreadState	EXCHANGEREGISTERS	22
Accept (Acceptor a) void	-none-	54
Accepted () Acceptor	-none-	54
Acceptor data type	-n/a-	53
- (Acceptor l, r) Acceptor	-none-	53
+ (Acceptor I, r) Acceptor	-none-	53
ActualSender () ThreadId	-none-	17
ActualSender () ThreadId	-none-	60
Address (Fpage f) Word	-none-	37
anylocalthread ThreadId const	-n/a-	15
anythread ThreadId const	-n/a-	15
ApiFlags () Word	-none-	8
ApiVersion () Word	-none-	8
Append (Msg& msg, GrantItem g) void	-none-	49
Append (Msg& msg, MapItem m) void	-none-	49
Append (Msg& msg, Word w) void	-none-	49
ArchitectureSpecificMemoryType Word const	-n/a-	9
AssociateInterrupt (ThreadId InterruptThread, InterruptHandler) Word	-none-	27
AsynchIpc (ThreadId to, Word& mask) MsgTag	LIPC	59
AsynchItemsAcceptor Acceptor const		53
BootInfo_EFITables Word const	-n/a-	127
BootInfo_Entries (void* BootInfo) Word	-none-	125
BootInfo_FirstEntry (void* BootInfo) BootRec*	-none-	125
BootInfo_Module Word const	- <i>n/a</i> -	127
BootInfo_Multiboot Word const	-n/a-	127
BootInfo_SimpleExec Word const	-n/a-	127
BootInfo_Size (void* BootInfo) Word	-none-	125
BootInfo_Valid (void* BootInfo) Bool	-none-	125
BootInfo (void* KernelInterface) Word	-none-	9
BootLoaderSpecificMemoryType Word const	- <i>n/a</i> -	9
BootRec data type	-n/a-	125
Call (ThreadId to) MsgTag	IPC	59
Clear (Msg& msg) void	-none-	49
Clear_ReceiveBlock (MsgTag& t) void	-none-	60
Clear_SendBlock (MsgTag& t) void	-none-	60
Clr_CopFlag (Word n) void	-none-	17
Clr_CopFlag (Word n) void	-none-	63
CompleteAddressSpace Fpage const	- <i>n/a</i> -	37
Conventional Memory Type Word const	- <i>n/a</i> -	9
Copy_regs (ThreadId src, ThreadId dest) void	EXCHANGEREGISTERS	22
Copy_regs (ThreadId src, ThreadId dest, Word sp, ip) void	EXCHANGEREGISTERS	22
DeassociateInterrupt (ThreadId InterruptThread) Word	-none-	27
Dedicated Memory Type Word const	- <i>n/a</i> -	9
DefaultMemory Word const	- <i>n/a</i> -	67

used system call	pag
n/a	9
	3
	12
	12
	12
-none-	12
-none-	12
-none-	3
-n/a-	3
-n/a-	6
-n/a-	2
	2
	2
	4
	2
	2
	3
	4
	2
	3
	4
	4
	6
	1
	2
	2
	3
	4
-none-	6
-none-	6
-none-	6
-n/a-	2
-n/a-	4
-none-	1
-none-	6
	2
	3
	4
	4
	3
	3
	3
	3
	3
-n/a-	3
-none-	4
	4
-none-	
–none– –none–	5
	5 5
–none– –none– –none–	5 5 4
–none– –none– –none– ExchangeRegisters	5 5 4 1
–none– –none– –none– ExchangeRegisters ExchangeRegisters	5 5 4 1 2
–none– –none– –none– ExchangeRegisters	5 5 4 1
	-n/a- -none- -none- -none- -none- -none- -none- -none- -none- -none- -none- -none- -n/a- -none- -noe- -noe- -noe- -noe- -noe- -noe- -noe- -noe- -noe- -noe- -noe- -noe-

GrantItem (GrantItem g) Bool	-none-	52
High (MemoryDesc& m) Word	-none-	9
IntendedReceiver () ThreadId	-none-	17
IntendedReceiver () ThreadId	-none-	60
InternalFreq (ProcDesc& p) Word	-none-	10
IoFpageLog2 (Word BaseAddress, int Log2FpageSize < 64) Fpage	-none-	88
IoFpage (Word BaseAddress, int FpageSize) Fpage	-none-	88 60
IpcFailed (MsgTag t) Bool IpcPropagated (MsgTag t) Bool	-none-	60
IpcRedirected (MsgTag t) Bool	–none– –none–	60
IpcSucceeded (MsgTag t) Bool	-none-	60
Ipc (ThreadId to, FromSpecifier, ThreadId& from) MsgTag	IPC	59
IpcXcpu (MsgTag t) Bool	-none-	60
IsGlobalId (ThreadId t) Bool	-none-	15
IsLocalId (ThreadId t) Bool	-none-	15
IsNilFpage (Fpage f) Bool	-none-	37
IsNilThread (ThreadId t) Bool	-none-	15
IsVirtual (MemoryDesc& m) Bool	-none-	9
KernelGenDate (void* KernelInterface, Word& year, month, day) void	-none-	8
KernelId () Word	-none- Verniel Interes ce	8
KernelInterface () void* KernelInterface (Word& ApiVersion, ApiFlags, KernelId) void *	KernelInterface KernelInterface	8 8
KernelSupplier (void* KernelInterface) Word	-none-	8
KernelVersionString (void* KernelInterface) char*	-none-	9
KernelVersion (void* KernelInterface) Word	-none-	8
KipAreaSizeLog2 (void* KernelInterface) Word	-none-	9
Label (Msg& msg) Word	-none-	48
Label (Msg Tag t) Word	-none-	48
LargeSpace Word const	- <i>n/a</i> -	89
Lcall (ThreadId to) MsgTag	Lipc	60
Lipc (ThreadId to, FromSpecifier, ThreadId& from) MsgTag	Lipc	59
LoadMR (int <i>i</i> , Word <i>w</i>) void	-none-	11
LoadMR (int i , Word w) void	-none-	49
LoadMRs (int i, k , Word& $[k] w$) void	-none-	11
LoadMRs (int i, k , Word& $[k] w$) void	-none-	49
Load (Msg& msg) void LocalId (ThreadId t) ThreadId	<i>–none–</i> Exchange R egisters	48 15
LocalId (ThreadId t) ThreadId	EXCHANGEREGISTERS	21
Low (MemoryDesc& m) Word	-none-	9
LreplyWait (ThreadId to, ThreadId& from) MsgTag	LIPC	60
MapGrantItems (Acceptor a) Bool	-none-	53
MapGrantItems (Fpage RcvWindow) Acceptor	-none-	53
MapItem data type	- <i>n/a</i> -	50
MapItem (Fpage f, Word SndBase) MapItem	-none-	50
MapItem (MapItem m) Bool	-none-	51
MBLAddress (BootRec* b) Word	-none-	128
MemoryControl (Word control, Word& attributes[4]) Word	MEMORYCONTROL	67
MemoryDesc data type	-n/a-	8
MemoryDesc (void* KernelInterface, Word num) MemoryDesc* Module_Cmdline (BootRec* b) char*	-none-	9 127
Module_Size (BootRec* b) Word	–none– –none–	127
Module_Start (BootRec* b) Word	-none-	127
Msg data type	-n/a-	48
MsgTag data type	- <i>n/a</i> -	47
== (MsgTag l, r) Bool	-none-	47
MsgTag (Msg& msg) MsgTag	-none-	48
MsgTag () MsgTag	-none-	48
+ (MsgTag t, Word label) MsgTag	-none-	48
- = (Acceptor l, r) Acceptor	-none-	53
+ = (Acceptor l, r) Acceptor	-none-	53
- = (Fpage f, Word AccessRights) Fpage	-none-	37 37
+ = (Fpage f, Word AccessRights) Fpage ! = (MsgTag l, r) Bool	–none– –none–	37 47
· - (11051051,1) DOOL	-none-	+/

page

	used system call	paş
+ = (MsgTag t, Word label) MsgTag	2020	2
+ = (Wisg rag t, word rater) wisg rag != (ThreadId I, r) Bool	–none– –none–	-
MyGlobalId () ThreadId	-none-	
MyGloballd () ThreadId	-none-	
MyLocalId () ThreadId	-none-	
MyLocalld () ThreadId	-none-	
Myself () ThreadId	-none-	
Myself () ThreadId	-none-	
Next (BootRec* BootRec) BootRec*	-none-	12
Nilpage Fpage const	-n/a-	
Niltag MsgTag const	-n/a-	2
nilthread ThreadId const	-n/a-	
NoAccess Word const	-n/a-	
NotifyBits () Word	-none-	
NotifyMask () Word	-none-	
NumMemoryDescriptors (void* KernelInterface) Word	-none-	
NumProcessors (void* KernelInterface) Word	-none-	
PageRights (void* KernelInterface) Word	-none-	
Pager () ThreadId	-none-	
Pager (ThreadId t) ThreadId	EXCHANGEREGISTERS	2
PageSizeMask (void* KernelInterface) Word	-none-	
PreemptedIP () Word	-none-	
PreemptedIP () Word	-none-	1
ProcDesc data type	-n/a-	
ProcDesc (void* KernelInterface, Word num) ProcDesc*	-none-	
ProcessorControl (Word ProcessorNo, InternalFrequency, ExternalFrequency,	-none-	(
voltage) Word		
ProcessorNo () int	-none-	
Put (Msg& msg, Word l, int u, Word& [<i>u</i>] ut, int t, {MapItem, GrantItem}& Items)	-none-	4
void		
Put (Msg& msg, Word t, GrantItem g) void	-none-	4
Put (Msg& msg, Word t, MapItem m) void	-none-	4
Put (Msg& msg, Word u, Word w) void	-none-	4
RcvWindow (Acceptor a) Fpage	-none-	4
Readable Word const	-n/a-	-
ReadeXecOnly Word const	-n/a-	-
Receive (ThreadId from) MsgTag	IPC	-
Reply (ThreadId to) MsgTag	IPC	:
ReplyWait (ThreadId to, ThreadId& from) MsgTag	IPC	4
ReservedMemoryType Word const	-n/a-	
Rights (Fpage f) Word	-none-	-
SameThreads (ThreadId l, r) Bool	EXCHANGEREGISTERS	
SchedulePrecision (void* KernelInterface) Word	-none-	
Schedule (ThreadId dest, ProcessorControl, prio, PreemptionControl) Word	SCHEDULE	-
Send (ThreadId to) MsgTag	IPC	-
Set_Asynch (MsgTag& t) void	-none-	(
Set_CopFlag (Word n) void	-none-	
Set_CopFlag (Word n) void	-none-	0
Set_ExceptionHandler (ThreadId NewHandler) void	-none-	-
Set_ExceptionHandler (ThreadId new) void	-none-	(
Set_Label (Msg& msg, Word label) void	-none-	4
Set_MsgTag (Msg& msg, MsgTag t) void	-none-	4
Set_MsgTag (MsgTag t) void	-none-	4
Set_NotifyBits (Word bits) void	-none-	
Set_NotifyBits (Word bits) void	-none-	-
Set_NotifyMask (Word mask) void	-none-	
Set_NotifyMask (Word mask) void	-none-	:
Set_PageAttribute (Fpage f, Word attribute) Word	MEMORYCONTROL	(
Set_Pager (ThreadId NewPager) void	-none-	
Set_Pager (ThreadId t, p) void	EXCHANGEREGISTERS	2
Set_PagesAttributes (Word n, Fpage& [n] fpages, Word& [4] attributes) Word	MEMORYCONTROL	(
Set_PreemptCallbackIP (Word ip) void	-none-	
Set_PreemptCallbackIP (Word ip) void		3

page

Set_Priority (ThreadId dest, Word prio) Word	-none-	33
Set_ProcessorNo (ThreadId dest, Word ProcessorNo) Word	–none– –none–	33
Set_Propagation (MsgTag& t) void	-none-	60
Set_ReceiveBlock (MsgTag& t) void	-none-	60
Set_ReceiveRedirector (ThreadId Thread, ThreadId Redirector) void	-none-	27
Set_Rights (Fpage& f, Word AccessRights) void	-none-	37
Set_SendBlock (MsgTag& t) void	-none-	60
Set_SendRedirector (ThreadId Thread, ThreadId Redirector) void	-none-	27
Set_Timeslice (ThreadId dest, Word ts, Word tq) Word	-none-	33
Set_UserDefinedHandle (ThreadId t, Word handle) void	EXCHANGEREGISTERS	22
Set_UserDefinedHandle (Word NewValue) void	-none-	17 17
Set_VirtualSender (ThreadId t) void Set_VirtualSender (ThreadId t) void	–none– –none–	60
SharedMemoryType Word const	-none- -n/a-	9
SimpleExec_BssPstart (BootRec* b) Word	–none–	127
SimpleExec_BssSize (BootRec* b) Word	-none-	128
SimpleExec_BssVstart (BootRec* b) Word	-none-	127
SimpleExec_Cmdline (BootRec* b) char*	-none-	128
SimpleExec_DataPstart (BootRec* b) Word	-none-	127
SimpleExec_DataSize (BootRec* b) Word	-none-	127
SimpleExec_DataVstart (BootRec* b) Word	-none-	127
SimpleExec_Flags (BootRec* b) Word	-none-	128
SimpleExec_InitialIP (BootRec* b) Word	-none-	128
SimpleExec_Label (BootRec* b) Word	-none-	128
SimpleExec_Set_Flags (BootRec* b, Word w) void	-none-	128
SimpleExec_Set_Label (BootRec* b, Word w) void	-none-	128
SimpleExec_TextPstart (BootRec* b) Word	-none-	127
SimpleExec_TextSize (BootRec* b) Word	-none-	127 127
SimpleExec_TextVstart (BootRec* b) Word	-none-	37
Size (Fpage f) Word SizeLog2 (Fpage f) Word	-none-	37
SmallSpace (Word location, size) Word	–none– –none–	89
SndBase (GrantItem g) Word	-none-	52
SndBase (MapItem m) Word	-none-	51
SndFpage (GrantItem g) Fpage	-none-	52
SndFpage (MapItem m) Fpage	-none-	51
SpaceControl (ThreadId SpaceSpecifier, Word control, Fpage KernelInter-	SPACECONTROL	43
facePageArea, UtcbArea, Word& old_Control) Word		
Start (ThreadId t) void	EXCHANGEREGISTERS	22
Start (ThreadId t, Word sp, ip, flags) void	EXCHANGEREGISTERS	22
Start (ThreadId t, Word sp, ip) void	EXCHANGEREGISTERS	22
Stop (ThreadId t) ThreadState	EXCHANGEREGISTERS	22
Stop (ThreadId t, Word& sp, ip, flags) ThreadState	ExchangeRegisters	22
StoreMR (int <i>i</i> , Word& <i>w</i>) void	-none-	11
StoreMR (int <i>i</i> , Word& <i>w</i>) void	-none-	49
StoreMRs (int i, k , Word& $[k] w$) void StoreMRs (int i, k , Word& $[k] w$) void	-none-	11
StoreMRs (int <i>i</i> , <i>k</i> , Word& [<i>k</i>] <i>w</i>) void Store (MsgTag <i>t</i> , Msg& msg) void	-none-	49 48
ThreadControl (ThreadId dest, SpaceSpecifier, Scheduler, Pager, SendRedirector,	<i>–none–</i> ThreadControl	26
ReceiveRedirector, void* UtcbLocation) Word	THREADCONTROL	20
ThreadIdBits (void* KernelInterface) Word	-none-	8
ThreadId data type	- <i>n/a</i> -	15
== (ThreadId l, r) Bool	-none-	15
ThreadIdSystemBase (void* KernelInterface) Word	-none-	8
ThreadIdUserBase (void* KernelInterface) Word	-none-	8
ThreadNo (ThreadId t) Word	-none-	15
ThreadState data type	-n/a-	22
ThreadSwitch (ThreadId dest) void	THREADSWITCH	30
ThreadWasHalted (ThreadState s) Bool	-none-	22
ThreadWasIpcing (ThreadState s) Bool	-none-	22
ThreadWasReceiving (ThreadState s) Bool	-none-	22
ThreadWasSending (ThreadState s) Bool	-none-	22
Timeslice (ThreadId dest, Word & ts, Word & tq) Word	-none-	33

	used system call	page
Type (BootRec* BootRec) Word	-none-	125
TypedWords (Msg Tag t) Word	-none-	48
Type (MemoryDesc& m) Word	-none-	9
UncacheableMemory Word const	-n/a-	90
UndefinedMemoryType Word const	-n/a-	9
Unmap (Fpage f) Fpage	UNMAP	39
Unmap (Word control) void	UNMAP	39
Unmap (Word <i>n</i> , Fpage& [n] fpages) void	UNMAP	39
UntypedWordsAcceptor Acceptor const	-n/a-	53
UntypedWords (Msg Tag t) Word	-none-	48
UserDefinedHandle (ThreadId t) Word	EXCHANGEREGISTERS	21
UserDefinedHandle () Word	-none-	17
UtcbAlignmentLog2 (void* KernelInterface) Word	-none-	9
UtcbAreaSizeLog2 (void* KernelInterface) Word	-none-	9
UtcbSize (void* KernelInterface) Word	-none-	9
Version (ThreadId t) Word	-none-	15
VirtualRegisters (void) int	-none-	9
WaitAsynch (Word& mask, ThreadId& from) MsgTag	LIPC	59
Wait (ThreadId& from) MsgTag	IPC	59
WaseXecuted (Fpage f) Bool	-none-	40
WasReferenced (Fpage f) Bool	-none-	40
WasWritten (Fpage f) Bool	-none-	40
Writable Word const	-n/a-	36
WriteBackMemory Word const	-n/a-	90
WriteCombiningMemory Word const	-n/a-	90
WriteProtectedMemory Word const	-n/a-	90
WriteThroughMemory Word const	-n/a-	90
Yield () void	THREADSWITCH	30

Index

!=, 15 +, 37, 48, 53 +=, 37, 48, 53 -, 37, 53 - (ignored), vii -=, 37, 53 \equiv (unchanged), vii ==, 15, 47 \sim (undefined), vii σ_0 , see sigma0 AbortIpc_and_stop, 22 AbortReceive_and_stop, 22 AbortSend_and_stop, 22 Accept, 54 Accepted, 54 acceptor, 53 ActualSender, 17, 60 Address, 37 address space creation/deletion, 41 initial, 75 anylocalthread, 15 anythread, 15 ApiFlags, 8 ApiVersion, 8 Append, 49 ArchitectureSpecificMemoryType, 9 AssociateInterrupt, 27 AsynchIpc, 59 AsynchItemsAcceptor, 53 BootInfo, 9 BootInfo_EFITables, 127 BootInfo_Entries, 125 BootInfo_FirstEntry, 125 BootInfo_Module, 127 BootInfo_Multiboot, 127 BootInfo_SimpleExec, 127 BootInfo_Size, 125 BootInfo_Valid, 125 booting, 78-80 arm, 122 ia32, 93 mips64, 107 BootLoaderSpecificMemoryType, 9 cacheability, 90, 103, 116 Call, 59 Clear, 49 Clear_ReceiveBlock, 60 Clear_SendBlock, 60 Clr_CopFlag, 17, 63 CompleteAddressSpace, 37

convenience programming interface, vi

ConventionalMemoryType, 9 coprocessors, 63 Copy_regs, 22 DeassociateInterrupt, 27 debug registers, 92 DedicatedMemoryType, 9 DefaultMemory, 67, 90 DisablePreemptionCallback, 34 EFI_MemdescSize, 128 EFI_MemdescVersion, 128 EFI_Memmap, 128 EFI_MemmapSize, 128 EFI_Systab, 128 EnablePreemptionCallback, 34 endian, 3 ErrInvalidParam, 33, 67 ErrInvalidRedirector, 27 ErrInvalidScheduler, 27 ErrInvalidSpace, 27, 43 ErrInvalidThread, 23, 27, 33 ErrKipArea, 43 ErrNoMem, 27 *ErrNoPrivilege*, 27, 33, 43, 65, 67 *ErrorCode*, 17, 22, 27, 33, 43, 60, 65, 67 ErrUtcbArea, 27, 43 exception handling, 62 message arm, 119 ia32, 91 mips64, 104 protocol, 74 ExceptionHandler, 17, 62 ExchangeRegisters, 21 eXecutable, 37 ExternalFreq, 9 Feature, 9 Flush, 40 Fpage, 37 fpage, 36-37 mapping, 55 receiving, 53 unmapping, 36, 38-40 FpageLog2, 37 FullyAccessible, 37 generic binary interface, vi generic bootinfo, 123–128 data structure, 123-124 generic record, 124-125 generic programming interface, vi Get. 48. 49 Get_NotifyBits, 54

Get_NotifyMask, 54 GetStatus, 40 global thread ID, 14 GlobalId, 15, 21 GrantItem, 52 High, 9 include files, viii IntendedReceiver, 17, 60 InternalFreq, 10 interrupt association, 24 thread ID, 14 IO fpage, 88 IoFpage, 88 IoFpageLog2, 88 IPC, 55-60 aborting, 19 cross cpu, 58 propagation, 56 Ipc, 59 ipc control registers, 53 IpcFailed, 60 IpcPropagated, 60 IpcRedirected, 60 IpcSucceeded, 60 ІрсХсри, 60 IsGlobalId, 15 IsLocalId, 15 IsNilFpage, 37 IsNilThread, 15 IsVirtual, 9 kernel features, 5 arm, 115 ia32, 87 kernel interface page location, 41 kernel interface page, 2-10 data structure, 2-6 retrieving, 7-10 KernelGenDate, 8 KernelId, 8 KernelInterface, 8 KernelSupplier, 8 KernelVersion, 8 KernelVersionString, 9 KipAreaSizeLog2, 9 Label, 48 LargeSpace, 89 Lcall, 60 Lipc, 59 lipc, 55 Load, 48 LoadMR, 11, 49 LoadMRs, 11, 49 local ipc, 55 local thread ID, 14 LocalId, 15, 21 logical interface, vi Low, 9 LreplyWait, 60

MapGrantItems, 53 MapItem, 50, 51 MBI_Address, 128 memory descriptor, 6, 79-80 MemoryControl, 67 MemoryDesc, 9 message registers, 46 arm, 110-111 ia32, 83 mips64, 96-97 messages generating, 46-49 model specific registers, 92 Module_Cmdline, 127 Module_Size, 127 Module_Start, 127 MR, see message registers MsgTag, 48 MyGlobalId, 15, 17 MyLocalId, 15, 17 Myself, 15, 17 Next, 125 Nilpage, 37 Niltag, 47 nilthread, 15 NoAccess, 37 notification bits, 53 notification mask, 53 NotifyBits, 18 NotifyMask, 18 NumMemoryDescriptors, 8 NumProcessors, 8 page access rights, 4, 36, 50, 52, 72, 76 changing, 38, 50, 52 inspecting, 39 attributes, 76 arm, 116 ia32, 90 mips64, 103 size, 3 pagefault protocol, 72 Pager, 17, 22 pager, 72 changing, 17, 22, 25 PageRights, 8 PageSizeMask, 8 PreemptedIP, 17, 34 preemption, 34 protocol, 73 privileged threads, vii ProcDesc, 9 processor-specific binary interface, vii ProcessorControl, 65 ProcessorNo, 16 ProcessorNo, 17 propagation, 56 Put, 48, 49 RcvWindow, 54 RDMSR, 92 Readable, 36 ReadeXecOnly, 37

Receive, 59 redirection, 25, 57 *Reply*, 59

INDEX

ReplyWait, 59 ReservedMemoryType, 9 Rights, 37 SameThreads, 15 Schedule, 33 SchedulePrecision, 9 segments, 92 Send, 59 send base, 50 Set_Asynch, 60 Set_CopFlag, 17, 63 Set_ExceptionHandler, 17, 62 Set_Label, 48 Set_MsgTag, 48 Set_NotifyBits, 18, 54 Set_NotifyMask, 18, 54 Set_PageAttribute, 67 Set_Pager, 17, 22 Set_PagesAttributes, 67 Set_PreemptCallbackIP, 18, 34 Set_Priority, 33 Set_ProcessorNo, 33 Set_Propagation, 60 Set_ReceiveBlock, 60 Set_ReceiveRedirector, 27 Set_Rights, 37 Set_SendBlock, 60 Set_SendRedirector, 27 Set_Timeslice, 33 Set_UserDefinedHandle, 17, 22 Set_VirtualSender, 17, 60 SharedMemoryType, 9 sigma0, 75 protocol, 75-77 SimpleExec_BssPstart, 127 SimpleExec_BssSize, 128 SimpleExec_BssVstart, 127 SimpleExec_Cmdline, 128 SimpleExec_DataPstart, 127 SimpleExec_DataSize, 127 SimpleExec_DataVstart, 127 SimpleExec_Flags, 128 SimpleExec_InitialIP, 128 SimpleExec_Label, 128 SimpleExec_Set_Flags, 128 SimpleExec_Set_Label, 128 SimpleExec_TextPstart, 127 SimpleExec_TextSize, 127 SimpleExec_TextVstart, 127 Size, 37 SizeLog2, 37 small spaces, 89 SmallSpace, 89 SndBase, 51, 52 SndFpage, 51, 52 SpaceControl, 43 Start, 22 Stop, 22 Store, 48 StoreMR, 11, 49 StoreMRs, 11, 49 system thread, 14 system-call links, 5 arm, 112 ia32, 84

mips64, 98-102 SystemBase, 4 TCR, see thread control registers thread creation, 24 halting, 19 ID, 14 id, 15, see thread ID migration, 31 priority, 31 privileged, vii startup protocol, 70 state, 22, 32 version, 14, 24 thread control registers, 16-18 arm, 110 ia32, 82 mips64, 96 thread ID, 14-15 retrieving, 17, 21 ThreadControl, 26 ThreadIdBits, 8 ThreadIdSystemBase, 8 ThreadIdUserBase, 8 ThreadNo, 15 ThreadSwitch, 30 ThreadWasHalted, 22 ThreadWasIpcing, 22 ThreadWasReceiving, 22 ThreadWasSending, 22 thumb-mode arm, 121 time quantum, 32 Timeslice, 33 timeslice. 31 donation, 30 Type, 9, 125 TypedWords, 48 UncacheableMemory, 90 UndefinedMemoryType, 9 Unmap, 39 UntypedWords, 48 UntypedWordsAcceptor, 53 upward compatibility, vii UserBase, 4 UserDefinedHandle, 17, 20 UserDefinedHandle, 17, 21 using the API, viii UTCB location, 41 size, 4, 25, 42 UtcbAlignmentLog2, 9 UtcbAreaSizeLog2, 9 UtcbSize, 9 Version, 15 virtual registers, 11 VirtualRegisters, 9 Wait, 59 WaitAsynch, 59 WaseXecuted, 40 WasReferenced, 40 WasWritten, 40 Word, vii

Word16, vii Word32, vii Word64, vii Writable, 36 WriteBackMemory, 90 WriteCombiningMemory, 90 WriteProtectedMemory, 90 WriteThroughMemory, 90 WRMSR, 92

Yield, 30