
## Norman Margolus Lectures

# Physics becomes the computer



#### Emulating Physics

» Finite-state, locality, invertibility, and conservation laws

#### Physical Worlds

» Incorporating comp-universality at small and large scales

#### Spatial Computers

» Architectures and algorithms for large-scale spatial computations


#### Nature as Computer


» Physical concepts enter CS and computer concepts enter Physics

## Review: CA's with conservations


To make reversibility and other conservations manifest, we employ a multi-step update, in each step of which either

- The data are rearranged without any interaction, or
- The data are partitioned into
   disjoint groups of bits that change
   as a unit. Data that affect more
   than one such group don't change.






We would like to be able to study large-scale computations with this kind of conservation-friendly format, which allows them to map efficiently onto microscopic physics, and also allow them to have interesting macroscopic behavior.




# **Spatial Computers**

- Finite-state computations on lattices are interesting
- Crystalline computers will one day have highest performance
- Today's ordinary computers are terrible at these computations



We may one day compute with regular crystals of atoms.

#### CAMs 1 to 6



 Tom Toffoli and I wanted to see CA-TV


Margolus

- Stimulated by new rev rules
- Rule = a few TTL chips!
- Later, rule = SRAM LUT
- LGA's needed more "serious" machine!

LGA = lattice gas

## CAM-8 Programming Model







Site update step:



#### CAM-8 node



- maps directly onto programming model (bit fields)
- 16-bit lattice sites (use internal dimension to get more).
- each node handles a chunk of a larger space




# Lattice example

```
//* Four direction lattice gas *//
2D-square-lattice {512 512}
create-bit-planes {N S E W}
define-step
    shift-planes \{(N,0,-1) \mid (S,0,1)\}
                   (E,1,0) (W,-1,0)
    for-each-site
        if {N==S && E==W}
            \{xchng(N,E); xchng(S,W)\}
        endif
```


end-site

end-step

## CAM-8: materials simulation




512x512x64 spin system, bup/sec w rendering




256x256x256 reaction-diffusion (Kapral)

# CAM-8: logic simulation



A simple logic simulation in a gate-array-like lattice dynamics.


- Physical sim
- Logical sim
- Wavefront sim
- Microprocessor at right runs at 1KHz





CBSSS 6/26/02


# CAM-8: porous flow



64x64x64 simulation (.5mm/side)


- Used MRI data from a rock (Fontainebleau sandstone)
- Simulation of flow of oil through wet sandstone agrees with experiment within 10%
- 3D LGA's used for chemical reactions, other complex fluids


# CAM-8: image processing





- Local dynamics can be used to find and mark features
- Bit maps can be "continuously" rotated using 3 shears

Three-dimensional rotation (Euler angles:  $lpha=-10^\circ$ ,  $eta=30^\circ$ ,  $\gamma=-15^\circ$ ) achieved by three shears.










# CAM-8 node (1988 technology)

- 25 Million 16-bit site-updates/sec
- 8 node prototype
- arbitrary shifts of all bit fields at no extra cost
- limited by mem bandwidth
- still 100x PC!




6MB/sec x 16 DRAMs + 16 ASICs

25 MHz 64Kx16


# FPGA node design (1997)

- 100 x faster per DRAM chip
- No custom hardware
- Needed FPGA interface to RDRAM




600MB/sec 1 RDRAM + 1 FPGA 150 MHz 64Kx16 pipelined

# Embedded DRAM (2000)



Each chip would be 1000x faster than 128-DRAM CAM-8!


# SPACERAM: A general purpose crystalline lattice computer



$$\begin{split} f_{x,y,t+1} &= \alpha f_{x+1,y,t} + \beta f_{x-1,y,t} + \gamma f_{x,y+1,t} \\ &+ \delta f_{x,y-1,t} + \varepsilon f_{x+1,y+1,t} + \xi f_{x+1,y-1,t} \\ &+ \eta f_{x-1,y+1,t} + \iota f_{x-1,y-1,t} + \kappa f_{x+2,y,t} \\ &+ \mu f_{x-2,y,t} + \nu f_{x,y+2,t} + \sigma f_{x,y-2,t} \\ &+ \tau f_{x,y,t} \end{split}$$

- Large scale prob with spatial regularity
- 1 Tbit/sec ≈ 10<sup>10</sup> 32-bit mult-accum / sec (sustained) for finite difference
- Many image processing and rendering algorithms have spatial regularity.
- Brute-force physical simulations (complex MD, fields, etc.)
- Bit-mapped 3D games and virtual reality (simpler and more direct)
- Logic simulation (physical, wavefront)
- Pyramid, multigrid and multiresolution computations


#### SPACERAM



4Mbits/DRAM, 256 bit I/O  $\times$ 20 @200 MHz  $\rightarrow$  1 Tbit/sec, 10 MB, 130 mm<sup>2</sup> (.18 $\mu$ m) and 8 W (mem)

- <u>The Task:</u> Large-scale brute force computations with a crystalline-lattice structure
- <u>The Opportunity:</u> Exploit rowat-a-time access in DRAM to achieve speed and size.
- <u>The Challenge:</u> Dealing efficiently with memory granularity, commun, proc
- <u>The Trick:</u> Data movement by layout and addressing

# Mapping a lattice into hardware



- Divide the lattice up evenly among mesh array of chips
- Each chip handles an equal sized <u>sector</u> of the emulated lattice

# Mapping a lattice into hardware

- Use blocks of DRAM to hold the lattice data (Tbits/sec)
- Use virtual processors for large comps (depth-first, wavefront, skew)
- Main challenge: mapping lattice computations onto granular memory

