Problem 1. Fast Transforms and Butterflies.

(a) Draw a kernel of a Fast Reed-Muller Transform. Explain on which formula of Boolean Algebra it is based.

(b) Illustrate transformation of a symbolic 3 variable Karnaugh Map of Boolean Function to its Positive Polarity Reed-Muller Form using a butterfly based on the RM Kernel from point (a).

(c) Repeat point (b) for function: \( f_1 = AB + C \). Show logic values in all nodes of the graph. Next repeat point (b) for function \( f_2 = A'B'C' \oplus A \) where symbol A’ means negation of input variable A.

(d) Draw a purely combinational realization of the Butterfly diagram from point (b).

(e) draw a pipelined realization of the circuit from point (d), explain in your own words how it works, draw for this pipeline a timing diagram that is typical to illustrate operations of pipelines.
• (a) Draw a kernel of a Fast Reed–Muller Transform. Explain on which formula of Boolean Algebra it is based.

\[ \begin{array}{c}
a' \\
a \\
\end{array} \quad \begin{array}{c}
a' \\
1 \\
\end{array} \quad \begin{array}{c}
\oplus \\
\end{array} \]

• (b) Illustrate transformation of a symbolic 3 variable Karnaugh Map of Boolean Function to its Positive Polarity Reed–Muller Form using a butterfly based on the RM Kernel from point (a). First we draw for two variables, as in class.

\[ \begin{array}{c}
a' b' \\
a' b \\
a b' \\
a b \\
\end{array} \quad \begin{array}{c}
1 \\
b \\
a \\
ab \\
\end{array} \]

Please verify by yourself.
Now, understanding order of variables we can draw for three variables, if in doubt of the order of coefficients, we can always verify - the number of possibilities is not that high so you can find the correct graph quickly.

You can write formula like this for every minterm. Think how this formula relates to the graph.
- Minterms of three-variable function

\[ f_1 = AB + C = AB(C+C') + (A+A')(B+B')C = ABC + ABC' + AB'C + A'B'C \]

Every node with two inputs does exoring.

Red dot denotes value 1.

PPRM coefficients.
Next repeat point (b) for function $f_2 = A'B'C' \oplus A$ where symbol $A'$ means negation of input variable $A$.

- Verification from definition
  
  $f_2 = A \oplus A'B'C' = A \oplus 1 \oplus A \oplus B \oplus C \oplus AB \oplus AC \oplus BC \oplus ABC$

Red dot denotes value 1

PPPRL coefficients
• (d) Draw a purely combinational realization of the Butterfly diagram from point (b).

• Replacing symbols of modulo-2 addition with exor gates in graph we obtain directly the combinational circuit. It can be redrawn to emphasize that each block corresponding to a kernel is the same layout.

• (e) Draw a pipelined realization of the circuit from point (d), explain in your own words how it works, draw for this pipeline a timing diagram that is typical to illustrate operations of pipelines.

• It is sufficient to insert D type flip-flops after every block.
Problem 2. Pipeline design, retiming and a controller.

- (a) Start from circuit shown here. Design a pipelined circuit for this graph. Retime if necessary (we started this project in the class and we spent much time!).
- (b) Design the controller FSM for this pipeline. It should be optimized and verified.
- (c) Draw small part of the Timing table for your pipeline to confirm that you understand timing relations in it. Remember that timing can be changed but the timing relations must be preserved.

\[ Y_1 = x_0 + a_2 x_1 + b_2 x_2 \]
Solution to Problem 2.

- (a) Start from circuit shown here. Design a pipelined circuit for this graph. Retime if necessary.

We will be retiming by moving delays through the circuit.

We slow down the circuit three times by replacing D by 3D.
We can omit $D^{-1}$ on input.

And finally we have all logic blocks separated by delay registers.
Now you can connect the same clock to all registers D and you do not need to design any additional Controller! **The whole trick was just smart retiming!!!**

You do not have to draw the entire pipeline timing diagram, just show that you understand the principles.

<table>
<thead>
<tr>
<th>time</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>A1=X0+F0</td>
<td>A2=X1+F1</td>
<td>A3=X2+F2</td>
<td>A4=X3+F3</td>
<td>A5=X4+F4</td>
<td>A6=X5+F5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>B2=A1</td>
<td>B3=A2</td>
<td>B4=A3</td>
<td>B5=A4</td>
<td>B6=A5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>C3=a2*B2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
<td>D4=C3+M3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>G</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>J</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>K</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>y</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>y5=D4+A1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Three delays, OK since we multiplied D by 3
Problem 3. Design of parallel controllers.

- (a) Draw an arbitrary parallel flowchart that has some realistic (not necessarily practical) meaning, using parallel FORK and JOIN nodes. You can use other parallel nodes if you wish.
- (b) Illustrate realization of control using arbitrary method shown in the class.
- (c) Draw schematically a complete system of control unit and data path and analyze its behavior graphically (a timing diagram for data and most important controls) for one set of input data.
Solution to Problem 3

Start state: $t := 0, s := 0$

- $t := t + 1$
  - $A = 1$: yes
  - $s := s + 2$
  - $t := t - 1$
  - $A = 0$: yes
  - $t = 0$: no
- $t = 0$: no

Standard synchronization circuits not shown

<table>
<thead>
<tr>
<th>$s$</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>2</th>
<th>4</th>
<th>6</th>
<th>8</th>
<th>10</th>
<th>12</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t$</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$A$</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Data Path:

- $C1$ via $C2$ via $C2$ via $C2$ via $C2$ via $C2$ via $C2$ via $C2$
- $C3$ via $C3$ via $C3$ via $C4$

Control Unit:

- $C1$ via $C2$ via $C2$ via $C4$
- $C3$ via $C3$ via $C4$
- $C4$ via $C4$ via $C4$

Binary signal $A$: (t=0)
fork

\[
t := t - 1
\]
\[
s := s + 2
\]
\[
t := t + 1
\]

\[
A = \begin{cases} 
1 & \text{yes} \\
0 & \text{no}
\end{cases}
\]

Fork realized with wire, Join with JK FF
Problem 4. Reachability analysis.

- (a) Convert a non-deterministic FSM from Figure to an equivalent deterministic FSM using reachability analysis. Each state has its specific output with the same name, for instance being in state X is signalized by output $X = 1$. Y is the accepting state.
- (b) Draw the schematics of the non-deterministic machine using D flip-flops
- (c) Draw the schematics of the deterministic machine using D flip-flops. Do not try to minimize the number of flip-flops
- (d) Can it be the same schematics? Can you explain why “yes” or why “not”?
Solution to Problem 4.(a)

Accepting states are read
• (b) Draw the schematics of the non-deterministic machine using D flip-flops
• (c ) Draw the schematics of the deterministic machine using D flip-flops. Do not try to minimize the number of flip-flops
• (d) Can it be the same schematics? Can you explain why “yes” or why “not”?

As an answer to points (b), (c ), and (d) let us observe that if one uses one-hot coding of non-deterministic machine then the schematic realizes both the non-deterministic machine and equivalent deterministic machine since the conversion is done automatically by this synthesis method. It results directly from the operation of gates and the reachability analysis.
Problem 5. Regular expressions.

• (a) Write a regular expressions of language $L$ for the following event: An even number of symbols $c$ following symbol $b$ or a divisible by three number of symbols $c$ followed by an odd number of symbols $b$.

• (b) Draw a graph of this regular expression

• (c) Convert the graph to a non-deterministic machine

• (d) Convert the non-deterministic machine to an equivalent deterministic machine.

• (e) Verification: For every possible sequence of letters $b$ and $c$ of length not larger than 3 analyze if it belongs to language $L$:
  - in the regular expression,
  - in the non-deterministic machine,
  - and in the deterministic machine.

• If it does not, what does it mean?
Solution to Problem 5.

- (a) Write a regular expressions of language $L$ for the following event: An even number of symbols $c$ following symbol $b$ or a divisible by three number of symbols $c$ followed by an odd number of symbols $b$.

\[ b(c\overline{c})^* \]

Regular expression for “even number of symbols $c$ following symbol $b.” We assume zero to be an even number.

\[ (c\overline{c})^*b \quad (\overline{b}b)^* \]

Regular expression for “divisible by three number of symbols $c$ followed by an odd number of symbols $b. We assume zero to be a number divisible by 3.

\[ b(c\overline{c})^* \cup (c\overline{c})^*b(\overline{b}b)^* \]

Union of these two regular expressions realizes language $L$. 

Solution to Problem 5.

(b) Draw a graph of this regular expression

I used a “safe” method from the class here. The first e on top left could be avoided.
Solution to Problem 5.

- (c) Convert the graph to a non-deterministic machine

All symbols e are removed and paths are adjusted to represent the same language
Solution to Problem 5.

- (d) Convert the non-deterministic machine to an equivalent deterministic machine.

The table from next page verifies all stages. OK. If the columns were different there would be in error in calculations.
<table>
<thead>
<tr>
<th></th>
<th>Expression</th>
<th>Non-deterministic</th>
<th>Deterministic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Empty</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>b</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>c</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>bb</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>bc</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>cb</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>cc</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>ccc</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>ccb</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>cbc</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>cbb</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>bcc</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>bcb</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>bbc</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>bbb</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
</tbody>
</table>
Problem 6. Iterative circuits.

- (a) Define what is an iterative circuit.
- (b) Write what is a relation between one-directional, one-dimensional iterative circuit and a Finite State Machine. Explain the Trade-off between speed and area in digital design and illustrate them on two versions of a circuit for comparison of two numbers – one iterative combinational and one a finite state machine.
- (c) Design an iterative combinational circuit with three outputs: \( p = (A > B) \), \( r = (A = B) \), \( s = (A < B) \). Assume delay \( t_1 \) for every logic gate with 2 inputs. Compare starting from the least significant bit. Draw the transition graph (state machine) for the single combinational block. Calculate the total delay of the circuit. Draw the schematics. Explain your design stages.
- (d) Use the transition graph from point (c) above to draw the sequential FSM realizing serial comparison for the same task.
(a) Define what is an iterative circuit.

- Iterative circuit is a combinational circuit with a sequence of blocks. Each block has iterative (carry) inputs and iterative outputs. It has also direct inputs and may have direct outputs. All blocks (except of possibly the first and the last) as the same.
Problem 6. Iterative circuits.

- Write what is a relation between one-directional, one-dimensional iterative circuit and a Finite State Machine. Explain the Trade-off between speed and area in digital design and illustrate them on two versions of a circuit for comparison of two numbers – one iterative combinational and one a finite state machine.

In FSM the iteration is done in time, by storing intermediate signals in a register.

As shown in previous slide, in iterative circuit you iterate this combinational block in space, in one dimension.

For the word of length $M$, the delay is $M*DB$ where $DB$ is the delay of the block. The cost is $M*DB$.

For the word of length $M$, the delay is $M*(DB + \text{reg-delay})$ where reg-delay is a total delay related to setting and reading the register. The cost is $M + \text{register-Cost}$. Thus FSM for the same task is cheaper but slower.
Problem 6. Iterative circuits.

- (c) Design an iterative combinational circuit with three outputs: \( p = (A > B), \ r = (A = B), \ s = (A < B) \). Assume delay \( t_1 \) for every logic gate with 2 inputs. Compare starting from the least significant bit. Draw the transition graph (state machine) for the single combinational block. Calculate the total delay of the circuit. Draw the schematics. Explain your design stages.

- (d) Use the transition graph from point (c) above to draw the sequential FSM realizing serial comparison for the same task.
**Problem 6. Iterative circuits.**

<table>
<thead>
<tr>
<th></th>
<th>$a_i b_i$</th>
<th>Q1</th>
<th>Q2</th>
<th>Q1+</th>
<th>Q2+</th>
</tr>
</thead>
<tbody>
<tr>
<td>PS</td>
<td></td>
<td>00</td>
<td>01</td>
<td>11</td>
<td>10</td>
</tr>
<tr>
<td>S1=00</td>
<td>00 01 00 10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S3=01</td>
<td>01 01 01 10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-- =11</td>
<td>-- -- -- --</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S2=10</td>
<td>10 01 10 10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Q1+ = Q1 (a’b’)’ + (ab’)

Q2+ = Q2 (ab’)’ + (a’b)

Observe smart design based on reuse of groups and inhibition.

Group ab’ used for inhibition.
Problem 6. Iterative circuits.

\[ Q_{1}^{+} = Q_{1} (a'b')' + (ab') \]
\[ Q_{2}^{+} = Q_{2} (ab')' + (a'b) \]
Problem 6. Iterative circuits.

Initial carry set to zeros

Final encoding of decision signals

Initial carry set to zeros

Final encoding of decision signals
Realization of the Finite State Machine for the comparator

The output decoder with outputs p, r and s as in previous slide can be also added at the output of flip-flops.

- Design of a Turing machine to calculate number $2n$ given number $n$ on a tape. Both numbers are represented by subsequent ones.
- Example for $n=3$:
- $011100 \rightarrow 0111011111100$

Perform the following:

(a) draw the data path from functional blocks
(b) draw the control unit and how the data path and the control unit are connected.
(c) realize the control unit as any machine of your choice - Mealy, Moore, netlist of flip-flops, OR and branching gates, or a microprogrammed unit.
(d) verify using your schematics and the example above ($n \rightarrow 2n$) that your machine works correctly.
Solution to Problem 7.

- Design of a Turing machine to calculate number $2n$ given number $n$ on a tape. Both numbers are represented by subsequent ones.
- Example for $n=3$:
  
  011100 --> 011101111100

Instructions for Post Machine

S=stop
R=move head right
L=move head left
J(0)=Jump if zero to instruction shown by an arrow
J(1)=Jump if one to instruction shown by an arrow
(1) = write 1 to the tape
(0) = write 0 to the tape

Turing Machine and Post Machine are equivalent. Turing Machine has Finite State Machine Control and Post has a program with instructions and jumps. So it is easier to design Post Machine and next convert it to equivalent Turing Machine. Or we can design a microcontroller.
(a) draw the data path from functional blocks
(b) draw the control unit and how the data path and the control unit are connected.
(c) realize the control unit as any machine of your choice - Mealy, Moore, netlist of flip-flops, OR and branching gates, or a microprogrammed unit.
Solution to Problem 7.

- Design of a Turing machine to calculate number $2n$ given number $n$ on a tape. Both numbers are represented by subsequent ones.
- Example for $n=3$:
- $011100 \rightarrow 0111011111100$

Instructions for Post Machine

S=stop
R=move head right
L=move head left
J(0)=Jump if zero to instruction shown by an arrow
J(1)=Jump if one to instruction shown by an arrow
(1) = write 1 to the tape
(0) = write 0 to the tape

Program for Post Machine

Start by moving to the right and marking the 1 that is being copied by 0

Going right through data
Going right through results
For one 1 erased in data write two 1’s in results
Going left through results
Going left through data
Going right through results
Stop with head to the right from the results
Going right through results

Going left through results

Start by moving to the right and marking the 1 that is being copied by 0.

For one 1 erased in data write two 1’s in results.

Going left through data

Going right through results

Stop with head to the right from the results.
<table>
<thead>
<tr>
<th>Present state</th>
<th>Instruction</th>
<th>Condition to check</th>
<th>Jump address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>R</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>2</td>
<td>R</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>3</td>
<td>J</td>
<td>t1</td>
<td>2</td>
</tr>
<tr>
<td>4</td>
<td>R</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>5</td>
<td>J</td>
<td>t1</td>
<td>4</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>R</td>
<td>-</td>
</tr>
<tr>
<td>7</td>
<td>R</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>L</td>
<td>-</td>
</tr>
<tr>
<td>9</td>
<td>L</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>10</td>
<td>J</td>
<td>t1</td>
<td>9</td>
</tr>
<tr>
<td>11</td>
<td>L</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>12</td>
<td>J</td>
<td>t0</td>
<td>17</td>
</tr>
<tr>
<td>13</td>
<td>L</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>14</td>
<td>J</td>
<td>t1</td>
<td>13</td>
</tr>
<tr>
<td>15</td>
<td>J</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>16</td>
<td>J</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>17</td>
<td>J</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>18</td>
<td>R</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>19</td>
<td>R</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>20</td>
<td>J</td>
<td>t1</td>
<td>19</td>
</tr>
<tr>
<td>21</td>
<td>S</td>
<td>1</td>
<td>21</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Present state</th>
<th>Instruction</th>
<th>Condition to check</th>
<th>Jump address</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000</td>
<td>1</td>
<td>00</td>
<td>Encoding of binary encoding</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>010</td>
<td>instruction field</td>
</tr>
<tr>
<td></td>
<td>L</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>110</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S</td>
<td>001</td>
<td></td>
</tr>
<tr>
<td></td>
<td>J</td>
<td>--1</td>
<td></td>
</tr>
</tbody>
</table>

Encoding:
- \( t_1 = \text{read} = 00 \) address for mux
- \( t_0 = \text{NOT}(\text{read}) = 01 \) address for mux
- 0 = constant one = 10 address for mux
- 1 = constant one selected = 11 address for mux

To complete the table just replace symbols with their binary codes:
Microprogrammed Control Unit of Turing Machine

- Control unit
  - Instruction R
  - Instruction L
  - Instruction (1)
  - Instruction (0)

Jumps when read=1, otherwise increases the counter by one

- Read
  - Constant 0
  - Constant 1

- Next/jump
  - Control register
    - 3-bit instruction field
    - Jump address (5 bits)
    - 2-bit condition selection bits

- ROM
  - Blinks with every jump

- Instruction (1)
- Instruction (0)
- Instruction L
- Instruction R
Problem 8. Machines with stack.

- (a) Design a machine with a control unit, an input shift register and a stack that accepts language $\bigcup A^nB^n = AB \cup AABB \cup AAABBB \ldots$

- (b) Show details of data path design.

- (c) Discuss the role of all signals.

- (d) Design a microprogrammed control unit for the stack and input register control.
Solution to Problem 8. First stage: draw diagram of controller

S1: Check first symbol A from input tape

S2: Read symbols A push A, MI

S3: Read symbols B from input tape and pop A from stack push A, MI

S4: Trap state

S5: Accept state

Input alphabet = {A, B}
End of input tape marked by #.
Stack item is only A.

Stack not empty & B

Stack empty & B on tape

Stack empty & # on tape

Stack empty & symbol # on tape

You can verify this diagram on input sequences: #, B#, AB#, AAB#, A#, AABB# and ABB#.

Not accepted

accepted
A encoded as 10, B as 01, # as 00

MI = Move input tape right

Control Unit

Second stage: Encode symbols and draw diagram of data path and blocks

Input tape

Stack

E = Stack empty

One way to realize input tape. MI works as enable. Stack can be built similarly. But shift left and right should be implemented. Stack can be also realized with a memory and reversible counter.
**Stage 3:** Create the table to program the ROM. It includes first only symbols and next they are encoded. Binary (encoded) data are used to program the ROM.

<table>
<thead>
<tr>
<th>Present state</th>
<th>Encoded Present state</th>
<th>Condition Checked</th>
<th>Encoded Condition Checked</th>
<th>MI</th>
<th>push</th>
<th>pop</th>
<th>accept</th>
<th>Not accept</th>
<th>Jump state</th>
<th>Encoded jump state</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1</td>
<td>000</td>
<td>A’</td>
<td>0=000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>S4</td>
<td>101</td>
</tr>
<tr>
<td>S2A</td>
<td>001</td>
<td>A</td>
<td>1=001</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>S2A</td>
<td>001</td>
</tr>
<tr>
<td>S2B</td>
<td>010</td>
<td>#</td>
<td>2=010</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>S4</td>
<td>101</td>
</tr>
<tr>
<td>S3A</td>
<td>011</td>
<td>B * E’</td>
<td>3=011</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>S3A</td>
<td>011</td>
</tr>
<tr>
<td>S3B</td>
<td>100</td>
<td>E * #</td>
<td>4=100</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>S5</td>
<td>110</td>
</tr>
<tr>
<td>S4</td>
<td>101</td>
<td>1</td>
<td>5=101</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>S4</td>
<td>101</td>
</tr>
<tr>
<td>S5</td>
<td>110</td>
<td>1</td>
<td>5=101</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>S5</td>
<td>110</td>
</tr>
</tbody>
</table>
S1: Check first symbol A from input tape

S2: Read symbols A

S3: Read symbols B from input tape and pop A from stack

S4: Trap state

S5: Accept state

Stack not empty & B

push A, MI

A

S2: Read symbols A

Stack empty & B on tape

B

Stack empty & # on tape

A

Stack empty & symbol # on tape

B or #

Not accepted

A encoded as $i_1i_2=10$, B as 01, # as 00

This is not an optimized circuit

Stage 4: Draw diagram of the microprogrammed controller

A

not

empty &

B

push A, MI

push A, MI

accepted

Stack empty & symbol # on tape

L=Load/add

L=1 for load new address, L=0 for adding 1 to register

ROM

push

pop

L=Load/add

• (a) Design a sequential circuit with arbitrary blocks that executes operations of addition, multiplication, division and subtraction on complex numbers.

• (b) Assume that you have available blocks that realize combinatorially operations of addition, subtraction, multiplication and division of 8-bit registers.

• (c) Realize and draw the state graph of the controlling state machine and realize it using arbitrary method.

• (d) Draw the data path circuit. Show details of controlling registers. If necessary, optimize the controlling signals.

• (e) Verify your solution.
Realization of addition/subtraction

\[(a+jb) +/- (c+jd) = (a +/- c) + j(b +/- d)\]

Realization of multiplication

\[(a+jb) \* (c+jd) = ac+ajd + jbc+ j^2 bd = (ac-bd)+j(ad+bc)\]
Realization of division

\[(a+jb) / (c+jd) = (a+jb)(c-jd)/(c+jd)(c-jd) = (ac+bd)+j(ad+bc)/(c^2+d^2)\]

Now we have to combine these three data path to a single data path, adding multiplexers and control.
Now we have combined these three data path to a single data path, adding multiplexers.

The next design stage is to write tables of signals that control multiplexers. You do not need controlling state machine. Observe that the controller reduces to simple logic that controls muxes.