ECE 715 Introduction to VLSI Prof. Andrzej Rucinski

Ted Kochanski Dept of ECE UNH tedpk@alum.mit.edu tpz4@unh.edu 781 861 6167

ECE 715 - Introduction to VLS Credits: 4.00

Principles of VLSI (Very Large Scale Integration) systems at the physical level
CMOS circuit and logic design,
CAD tools,
CMOS system case studies
+ building working? Chips!

Organizational Issues

• Course Schedule Website:

- http://www.ece.unh.edu/courses/ece/15/classes.htm
- Topics:
 - CMOS technologies
 - VLSI system design principles.
 - Computer Aided Design tools (Mentor Graphics suite)
 - Technology Migration (from FPGA into ASIC)
 - etinos etinores etinorio lostergetul
 - VLSI technologies constraints
 - VLSI testing

Neil Weste and David Harris, CMOS VLSI Design - A Circuits and Systems Perspective, Addison Wesley, 2005.

Calendar

Date	Topic & Reading Assignment	Homework/Lab Assignment
Aug.29	Getting Started Course Organization (Dr. Kochanski)	
Aug.31	CAD Environment (Frank Hludik), <u>Tutorial1 Tutorial2</u>	Lab One , Lab Two Assigned
Sept. 5	Lab Overview (Frank Hludik),	
Sept. 8	Project Overview (Dr. Kochanski), <i>Chapter 8. Design</i> Methodology and Tools	Lab #1 Due, Lab Three Assigned,
Sept. 12	Project Details VLSI Design Philosophy, Chapter 2. MOS Tarnsistor Theory, Page 67 - 108	
Sept. 14	Review of nMOS Fundamentals	Lab #2 Due
Sept. 19	Student Project Proposal	
Sept. 21	Review of CMOS Fundamentals	Lab #3 Due, Homework #1 Assigned
Sept. 26	Logic Design, <i>Chapter 6. Combinational Circuit Design, Page 319</i> – 378, Chapter 7. Sequential Circuit Design, Page 383 - 475	
Sept. 28	Logic Design (Continued)	Lab #4 Due
Oct. 3	Labs and Project Review (project leaders)	Lab Four ,Assigned, Homework <u>#1 Due</u>
Oct. 5	Boundary scan, seminar by CJ Clark, Intellitech Corp.	Lab #5 Due, Homework #2 Assigned
Oct. 9	Columbus Day – no classes	

Calendar

Date	Topic & Reading Assignment	Homework/Lab Assignment
Oct. 17	Design Rules, <i>Page 125 – 136</i>	
Oct. 19	Simple Layout Examples	Homework #2 Due
Oct. 24	Preliminary Design Review	Reverse Engineering Problem Assigned
Oct. 26	System Design, Chapter 10. Datapath Subsystems	Lab Exercise Five Assigned
Oct. 31	System Design (Continued)	
Nov. 2	Floorplanning	
Nov. 7	Performance Characterization, <i>Chapter 4. Circuit Characterization</i> and Performance Estimation	Reverse Engineering Problem Due
Nov. 9	Performance Characterization (Continued)	
Nov.14	Scaling, <i>Page 239 - 266</i>	
Nov.16	Critical Design Review	
Nov.21	Manufacturing, <i>Chapter 3. CMOS Processing Technology</i> <i>Guest Lecture?</i>	
Nov.23	Thanskgiving	-
Nov.28	« From Sand to Circuit « Video	
Nov.30	Testing, and Testability, Chapter 9. Testing and Verification	
Dec.5	Field trip	
Dec. 7	Boundary Scan, Page 609 - 636	
Dec.11	Final Design Review	

ECE-715 09/12/06-tpk Systems Engineering – what is a system Methodology – getting from a problem to a solution • Test & Evaluate Example from past •2006 Fall Problem • Prof R. Returns -- the real course begins

Systems Engineering

• What is a System?

 Organized collection of interconnected elements arranged for one or more purposes

• Systems Engineering:

Process and discipline of analyzing, designing, implementing and applying systems to solve specific problems

 Typically focused on systems with substantial complexity

Methodology of Systems Engineering 1. Define Problem[s] Identify Key System Requirements 2. Propose Conceptual System Test & Evaluate CS to meet KSR 3. Analyze Implementation Technologies 4. Identify Preferred Implementation Have a Plan B Develop Budgets for all resources 2. Develop realistic implementation schedule Test and Evaluate to meet KSR

Methodology of Systems Engineering cont. Implement Prototype System 5. Detailed Design [HW, SW, FW] Test & Evaluate PS to meet KSR 6. Re-evaluate Problem to confirm KSR Revise System Design based on T&E of PS 8. Identify Preferred Implementation Have a Plan B **Develop Budgets for all resources** 2. Develop realistic implementation schedule Test and Evaluate to meet KSR

Methodology of Systems Engineering cont 2.

9. Implement Operational System
1. Detailed Design [HW, SW, FW]
2. Test & Evaluate OS to meet revised-KSR
10. Re-evaluate Problem to re-confirm KSR
11. Operational Testing
12. Finalize Documentation
1. Present your wok

Importance of Testing, **Documentation and Planning** Can't Test too much Develop test plan as early as possible Testing should be ready at each stage of development -Testing should be based on real-world as much as possible • Documentation should parallel design and testing Planning should be updated based on testing and changing requirements

Past Projects

Fast Fourier Transform (2005)
 Biometrics Memory (2004)
 DES Encryption/Decryption (2003)
 Analog Boundary Scan (2002)

FAST FOURIER TRANSFORM COMPONENTS

• 2005 PROJECT GOAL

This project is a continuation of an effort initiated a few years ago based on the hardware part of the pattern recognition application developed by FPR Corp.

2005 FFT Project

- Multiplier A 16 bit complex multiplier; a synchronous multiplier triggered on a rising edge of the system clock.
 Different multiplier algorithms are acceptable provided that they obey the general specifications listed under the Project Goal.
 - Adder A 16 bit adder; see requirements for multiplier Butterfly Radix – 4 butterflies – a basic building block for an FFT algorithm - consists of multipliers, adders and a twiddle factor memory

Input/Output Interface

FFT algorithm requires the entire sequence of input samples to be provided on its input port in order to initiate the operation. The input interface should capture all input samples and order it in a way specified for a chosen FFT algorithm. After the entire sequence is collected and properly ordered, the input interface should generate a START signal indicate that data are ready for processing. Similar (but reversed) operation should be performed on the output of FFT. DONE signal indicating completion of processing should be followed by data on the following 16 rising edges of the clock.

2005 Project Description

- The course project: ASIC/VLSI for biometric purposes using AMI 0.5µ technology (2003 - To Be Determined)
- (2005/2006) Implementation 16 point radix 4 FFT
 Library :
 - 4point FFT
 - Complex Multiplier
- 7 designs have been developed by a team of students of two, each group is responsible for design and implementation of a VLSI subsystem





Fast Fourier Transform Components – 4 point FFT



-Final Design Review – Dec. 12

-Team Leader: Luo Yifei -Team Member: Tomasz Jankowski -Course : ECE 715/815 -VLSI -Partners: Mosis, GigaIC





Project Definition



• Description

- The purpose of the project is to develop a library of components for a 4 point FFT algorithm
- Specifications
 - suggested clock speed: 100 MHz (note: if the speed of 100 MHz can not be achieved in AMI05 technology then a lower frequency is acceptable)
 - algorithm radix-4
 - arithmetic: 16 bit fixed point, 2's complement
 - complex arithmetic operations should be divided into smaller tasks (pipelining) if the assumed target frequency could not be achieved otherwise
 - All control and status signals should follow the same standard
 - All components should have a clock input (CLK), reset (RST)
 - Arithmetic operators should contain a status line (OVFL) indicating whether an overflow has occurred
 - The cooperation among the design teams is encouraged!!!

Implementation Project Team

Project Leader
Team 1 Leader
<u>Team 1</u>
<u>Team 1</u>
Team 2 Leader
<u>Team 2</u>
<u>Team 3 Leader</u>
<u>Team 3</u>
Team 4 Leader
<u>Team 4</u>
<u>Team 5 Leader</u>
<u>Team 5</u>
Team 6 Leader
<u>Team 6</u>

Team 7 Leader

Team 7

- Tomasz Jankowski <u>tmj@unh.edu</u>
- Mike Fucillo fuccillo@cisunix.unh.edu
- Chuck Deloid <u>cdeloid@cisunix.unh.edu</u>
- Travis Boucher <u>travisb@cisunix.unh.edu</u>
- David Schwazenberg <u>dws2@cisunix.unh.edu</u>
- Shin Horiuchi <u>shinh@cisunix.unh.edu</u>
- David Klimaszewski <u>dak5@cisunix.unh.edu</u>
- Randy Williams <u>raw@cisunix.unh.edu</u>
- Jordan Wyckoff jordanw@unh.edu
- Kevin Arruda <u>karruda@cisunix.unh.edu</u>
- Scott Crawford sac7@unh.edu
- Jon Oppelaar jeo@cisunix.unh.edu
- Tri Le <u>tl9830@gmail.com</u>
- Ellie Dagher <u>edagher@unh.edu</u>
- Luo Yifei <u>lgo2@unh.edu</u>
- Tomasz Jankowski tmj@unh.edu





Components



FFT 4-point + Complex Multiply







Methodology







UNH Project Schematics



- Design components
- 4 bit Adder
- 4 bit Subtractor
- 16 bit Register
- 16 bit Output
- 4 bit Adder







NEW HAMPSHIRE

• 4 bit adder with Cin=0





NEW HAMPSHIRE

• 4 bit adder with Cin=1





NEW HAMPSHIRE

• 4 bit Subtractor





NEW HAMPSHIRE

• 16 bit Register







• 4 Point FFT

i i san da ana ana ana ana ana ana ana ana an			TT. AIR LETTE
			in Figure (
	eledet has df f		
	reral in the classes		
		ensister statistics	
	a, tringetti de		

PadFC	PadInC PadInC PadInC PadInC PadInC PadInC PadInC PadInC	PadFC
PadInC		PadInC
PadInC		PadInC
PadInC		PadInC
PadOut		PadInC
PadOut	- 400 int FET H	PadInC
PadGnd		PadSpace
PadGnd		PadSpace
PadOut		PadVdd
PadOut		PadVdd
PadOut		PadOut
PadFC	PadOut PadOut PadOut PadOut PadOut PadOut PadOut	PadFC





	September	October	November	December
Definition	Proposal			
Research	09.22.2005			
Schematics		PDR		
Simulation				
Corrects				
Layout				
Padding			CD R 11.17. <mark>2005</mark>	
Simulation				
Write report				
				FDR 12.12.2005
*Agenda	 project preparation project schematics + sin layout, padding +simul report 	mulation		

The Goal of the 2006 Project Relates to the work of the Rucinski Group and the Critical Infrastructure Dependability Laboratory • Can be completed within the resource constraints {time primarily} of the course Can be extended into the Programmable System on a Chip Sensor Network Project in ECE-994

V. Current technology trends and COTS COTS Wireless Sensing Microstrain G-Link



- •Datalogging rates up to 2048 Hz
- •Real-time streaming rates up to 736 Hz
- •On-board memory stores up to 1,000,000 measurements
- Communication range up to 70m line-of-sight
- Low power consumption for extended use



2006 Project: Johnny SensorSeed

Networkable Sensor Element Low cost Compact Easily deployable Put the core of a MicroStrain Glink on a Chip Or at least design the digital components that can be in principle integrated on a CMOS VLS chip that can be fabbed by MOSIS

2006 ECE-715 Project **Design a Generic Sensor Signal Preprocessor** Part of a Node {Networkable Sensor Element} in a Sensor Network that includes a number of microaccelerometers The preprocessor provides: The interface between the FPGA-based node processor and the Parallel digital output of an A/D connected to the micoaccelerometer Scaling and other signal functions Control and Timing to the A/D Status reports to the FPGA

Overall Generic Sensor Network

Sensor Network Top-level Diagram



Node Top-Level Diagram Sensor Network Generic Node





2006-2007 SEMESTER ||

Monday, Jan. 15: Martin Luther King Day, University holiday Tuesday, Jan. 16: Classes begin • Friday, March 9: Mid-semester Mon-Fri, March 12-16: Spring recess Tuesday, April 3: Passover* Friday, April 6: Good Friday*/Orthodox Good Friday* Monday, May 7: Last day of classes. • Fues-Wed, May 8-9 Reading Days • Thursday, May 10 -- Thursday, May 17: Final exams Friday, May 18: Senior Day Saturday, May 19: Commencement

Result of Fab run



Final Product of Class: a working CMOS VLSI Chip in 40 pin DIP



FIG 1.71 Chip in a 40-pin dual-inline package



CONTACT INFO

•Andrzej Rucinski, Ph.D. •Tel 603 862 1381 oandrzej.rucinski@unh.edu •Frank Hudlik, Jr. - Lab •Tel 603 862 1301 Frank.hudlik@unh.edu Thaddeus Paul Kochanski, Ph.D •Tel 781-861 6167 otpz4@unh.edu etedpk@alum.mit.edu





http://www.theodora.com/flag:

Thank You Muchas Graeias Dziękuję za uwagę



END Presentation Following slides. for backup only

DO NOT PRINI