# Systolic Computing

## Fundamentals

# Motivations for Systolic Processing





•10 hours needed if a single person can dig a one-by-one-by-one hole in one hour

What happens if the hole is to be 10 meter deep?
 Even with 100 persons 10 hours are still needed!!

- PARALLEL ALGORITHMS
  - WHICH <u>MODEL OF COMPUTATION</u> IS THE BETTER TO USE?
  - HOW MUCH TIME WE EXPECT TO SAVE USING A PARALLEL ALGORITHM?
  - HOW TO CONSTRUCT EFFICIENT ALGORITHMS?
- MANY CONCEPTS OF THE COMPLEXITY THEORY MUST BE REVISITED

» IS THE PARALLELISM A SOLUTION FOR HARD PROBLEMS?

- ARE THERE PROBLEMS NOT ADMITTING AN EFFICIENT PARALLEL SOLUTION, THAT IS INHERENTLY SEQUENTIAL PROBLEMS?
- » INDECIDABLE PROBLEMS REMAIN UNDECIDABLE!

## **Data Parallel Systems**

#### • Programming model

- Operations performed <u>in parallel</u> on each element of data structure
- Logically <u>single thread of control</u>, performs sequential or parallel steps
- Conceptually, a processor associated with each data element
- Architectural model
  - Array of many simple, cheap processors with little memory each
  - Processors don't sequence through instructions
  - Attached to a control processor that issues instructions
  - Specialized and general communication, cheap global synchronization

#### Original motivations

- Matches simple differential equation solvers
- Centralize high cost of instruction fetch/sequencing

## **Application of Data Parallelism**

- Each PE contains an employee record with his/her salary *If salary* > 100K then salary = salary \*1.05 else salary = salary \*1.10
- Logically, the whole operation is a single step
- Some processors enabled for arithmetic operation, others disabled

#### • Other examples:

- Finite differences, linear algebra, ...
- Document searching, graphics, image processing, ...

#### • Some famous machines:

- Thinking Machines CM-1, CM-2 (and CM-5)
- Maspar MP-1 and MP-2,

## Flynn's Taxonomy

- # instruction x # Data
  - Single Instruction Single Data (SISD)
  - Single Instruction Multiple Data (SIMD)
  - Multiple Instruction Single Data
  - Multiple Instruction Multiple Data (MIMD)
  - Everything is MIMD!

### **Convergence: Generic Parallel Architecture**

- Node: processor(s), memory system, plus communication assist
  - Network interface and communication controller
- Scalable network
- Convergence allows lots of innovation, within framework



We need a model of computation

#### NETWORK (VLSI) MODEL

- The processors are connected by a network of bounded degree.
- No shared memory is available.
- Several interconnection topologies.
- Syncronous way of operating.

**MESH CONNECTED ARRAY** 



diameter = |N

A model for VLSI processing also needs parallelism

#### ODD-EVEN MERGE-SORT

N elements are sorted on a Butterfly of order log N in

2 log 2 + 2 log 4+ 2 log 8+ .... + 2 log N = 2 (1 + 2 + ... + log N) =log N (log N + 1) = O (log <sup>2</sup>n)

Merge 2 lists A and B of  $m = 2^{k}$  elements in L  $B = b_0, ..., b_{m-1}$  set  $A = a_0, \ldots, a_{m-1}$  $even(A) = a_0, \dots, a_{m-2} \quad odd(A) = a_1, \dots, a_{m-1} \quad even(B) = b_0, \dots, b_{m-2} \quad odd(B) = b_1, \dots, b_{m-1}$ Merge even(A) and odd (B) to form C Merge odd(A) and even (B) to form D Merging C and D its easier than merging A and B (A and B are distributed among C and D so as to balance the number of small items) Form L' by interleaving  $C = c_0, \ldots, c_{m-1}$  and  $D = d_0, \ldots, d_{m-1}$  $L' = c_0 d_0, c_1 d_1, \ldots, c_{m-1} d_{m-1}$ Compare c<sub>id</sub> only and flip those out of order; Magically everything is sorted !! A = 2, 3, 4, 8 even(A) = 2, 4 odd(A) = 3, 8 even(B) = 1, 6 odd(B) = 5, 7

> C = 2, 4, 5, 7 L' = 2, 1, 4, 3, 5, 6, 7, 8

Example of parallel computation

- In the network model a PARALLEL MACHINE is a very complex ensemble of small interconnected units, performing elementary operations.
- Each processor has its own memory.
- Processors work synchronously.
- LIMITS OF THE MODEL
  - different topologies require different algorithms to solve the same problem
  - it is difficult to describe and analyze algorithms (the migration of data have to be described)
  - A shared-memory model is more suitable by an algorithmic point of view

#### THREE TYPES OF MULTIPROCESSING FRAMEWORKS, CLOSELY RELATED

• CONCURRENT • PARALLEL • DISTRIBUTED

MULTIPROCESSING ACTVITIES TAKE PLACE IN A SINGLE MACHINE (POSSIBLY USING

SEVERAL PROCESSORS), SHARING MEMORY AND TASKS.

#### TECHNICAL ASPECTS

•PARALLEL COMPUTERS (USUALLY) WORK IN TIGHT SYNCRONY, SHARE MEMORY TO A LARGE EXTENT AND HAVE A VERY FAST AND RELIABLE COMMUNICATION MECHANISM BETWEEN THEM.

• DISTRIBUTED COMPUTERS ARE MORE INDEPENDENT, COMMUNICATION IS LESS FREQUENT AND LESS SYNCRONOUS, AND THE COOPERATION IS LIMITED.

#### PURPOSES

• PARALLEL COMPUTERS COOPERATE TO SOLVE MORE EFFICIENTLY (POSSIBLY) DIFFICULT PROBLEMS

• DISTRIBUTED COMPUTERS HAVE INDIVIDUAL GOALS AND PRIVATE ACTIVITIES. SOMETIME COMMUNICATIONS WITH OTHER ONES ARE NEEDED. (E. G. DISTRIBUTED DATA BASE OPERATIONS).

PARALLEL COMPUTERS: COOPERATION IN A POSITIVE SENSE

DISTRIBUTED COMPUTERS: COOPERATION IN A NEGATIVE SENSE, ONLY WHEN IT IS NECESSARY

## Systolic arrays

- 'Laying out algorithms in VLSI'
  - efficient use of hardware
  - not general purpose
  - not suitable for large I/O bound applications
  - control and data flow must be regular
- Achieve pipelining and parallel execution
- Simple cells
- Each cell performs one operation
  - (usually)

## **Systolic Computing**

#### Definition

- sys to le (sîs te-lê) noun
- The rhythmic contraction of the heart, especially of the ventricles, by which blood is driven through the aorta and pulmonary artery after each dilation or diastole.
- [Greek sustolê, contraction, from sustellein, to contract. See systaltic.]
- — sys · tol<sup>1</sup>ic (sî-stòl<sup>1</sup>îk) adjective
- American Heritage Dictionary
- Data flows from memory in a rhythmic fashion, passing through many processing elements before it returns to memory.
- H.T.Kung

- Systolic' is normally used to describe the regular pumping action of the heart
- By analogy, systolic computers pump data through
- The idea is to exploit VLSI efficiently by laying out algorithms (and hence architectures) in 2-D (not all systolic machines are 2-D, but probably most are)
- The architectures thus produced are not general but tied to specific algorithms
- This is good for computation-intensive tasks but not I/O-intensive tasks
  - e.g. signal processing
- Most designs are simple and regular in order to keep the VLSI implementation costs low
  - programs with simple data and control flow are best
- Systolic computers show both pipelining and parallel computation

# Structures for Systolic Computing

## **Systolic Computing**

#### Definition

A set of simple processing elements with regular and local connections which takes external inputs and processes them in a predetermined manner in a pipelined fashion





- A systolic network is often use with a host station responsible for the communication with the outside world.
- As a result of the local-communication scheme, a systolic network is easily extended without to add any burden to the I/O.



• Example of systolic architecture: linear network



• Example of systolic network: Bidimensional network



• Example of systolic network: hexagonal network



## **Motivation for Systolic**

- Effectively utilize VLSI
- Reduce "Von Neumann Bottleneck"
- Target compute-intensive applications
- Reduce design cost:
  - Simple
  - Regular
- Exploit Concurrency

## **Using VLSI Effectively**

- Replicate simple cells
- Local Communication ==>
  - Short wires
    - small delay
    - low clock skew
    - small drivers
    - less area
  - Scalable

#### • Small number of I/Os

Routing costs dominate: power, area, <u>and</u> time!

## Regular Interconnect: why good

- 1-d Array
- 2-d Array
- Hex Array
- Triangular Array
- Tree





## Hypercubes

N = 2<sup>4</sup> PROCESSORS



#### Sum on the Hypercube

input: an array A of n elements such that each element A(i) is stored in the local memory of processor P<sub>i</sub>

```
output: the sum S = \Box_{i=1,n} A(i)
```

#### algorithm for P<sub>i</sub>

```
begin
for l= d-1 to 0 do
if (0Š i Š 2⊡1) then
Set A(i) := A(i) + A(i<sup>(i)</sup>)
end
```

i(1) index i with bit I complemented

## Characteristics of Systolic Architectures

## **Regular Interconnect in 3D**

- 3-d Array
- 4-d Array (mapped to 3-D)
- 3-D Hex Array
- 3-D Trees and Lattices

## Eliminating the Von Neuman's Bottleneck

- Process each input multiple times.
- Keep partial results in the PEs.
- Does this still present a win today?
  - Large cost
  - Many registers

Balancing I/O and Computation

- Can't go faster than the data arrives
- Reduce bandwidth requirements
- Choose applications well!
- Choose algorithms correctly!

## **Exploiting Concurrency**

- Large number of simple PEs
- Manage without instruction store
- Methods:
  - Pipelining
  - SIMD/MIMD
  - Vector
- Limits application space. How severely?

# Systolic versus Reconfigurable Computing

## Systolic Architectural Model is a good match with FPGAs and Reconfigurable Computing

- Simple PEs
- Regular and local interconnect
- Pipeline between PEs
- I/O at boundary
- Characteristics of best RC Designs.
  - RC = reconfigurable computing

## Systolic architecture versus RC

- A systolic architecture has the following characteristics :
  - A massive and non-centralized parallelism
  - Local communications
  - Synchronous evaluation
  - Only the processors at the border of the architecture can communicate outside.
  - The task of one cell can be summarized as : receivecompute-transmit

## Systolic architecture versus RC

#### • Other characteristics :

- Data coming from the memory are used several time before to come back to it.
- These architectures are well suited for a VLSI or FPGA network implementation

## Systolic Is Good RC Starting Point.

- Original motivation: Custom silicon for an application.
- Model Architecture is efficient for RC
- Target Algorithms match
- Well developed theory
- Compilation technology well studied
- Was Systolic Computing ahead of its time?

## **One Big Difference**

- Kung et al's approach fabricated silicon.
- <u>RC</u> compiles to fabric.
- Kung's PEs must be "general purpose."
# **Mapping Approach for RC**

- Allocate PEs
- Schedule computation
  - schedule PEs structure
  - schedule data flow driver
- Optimize

# **Example:** Matrix Multiplication



Analyze each row

- Each cell (P1, P2, P3) does just one instruction
  - Multiply the top and bottom inputs, add the left input to the product just obtained, output the final result to the right
- The cells are simple
  - Just an adder and a few registers
- The cleverness comes in the order in which you feed input into the systolic array
  - At time t0, the array receives l, a, p, q, and r (the other inputs are all zero)At time t1, the array receives m, d, b, p, q, and r And so on.
- Results emerge after 5 (?) steps





# FIR Filter or

# Convolution

# **Various Possible Implementations**

- Broadcast
  - Y moves
  - W moves
- Fan-In
- Systolic
  - Bidirectional
    - Y in place
    - X in place
  - Unidirectional
    - Y in place
    - W in place

Running Example: Convolution

for (i=1; i 
$$\le$$
 n; i++)  
for (j=1; j  $\le$  k; j++)  
 $y_i$  +=  $w_j$  \*  $x_{i+j-1}$ 

# **Bag of Tricks**

- Preload-repeated-value
- Replace-feedback-with-register
- Internalize-data-flow
- Broadcast-common-input
- Propagate-common-input
- Retime-to-eliminate-broadcasting

# **Bogus Attempt at Systolic FIR**

for i=1 to n in parallel for j=1 to k in place  $y_i += w_j * x_{i+j-1}$ 



## Bogus Attempt: Outer Loop

for i=1 to n in parallel for j=1 to k in place  $y_i += w_j * x_{i+j-1}$ 



# Bogus Attempt: Outer Loop - 2



Retime to eliminate broadcast

## Bogus Attempt: Outer Loop - 2a

for i=1 to n in parallel for j=1 to k in place  $y_i += w_j * x_{i+j-1}$ 



Retime to eliminate broadcast

## Bogus Attempt: Outer Loop - 3

for i=1 to n in parallel for j=1 to k in place  $y_i += w_j * x_{i+j-1}$ 



Broadcast common input

## Attempt at Systolic FIR



Allocate Inner Loop Body:





## Outer Loop



# Optimize Outer Loop Preload-repeated Value



# Optimize Outer Loop Broadcast Common Value

for i=1 to n in place

for j=1 to k in parallel

 $y_i \neq w_j \neq x_{i+j-1}$ 

#### B1 From [Kung82]



# Optimize Outer Loop Retime to Eliminate Broadcast

for i=1 to n in place for j=1 to k in parallel  $y_i += w_j * x_{i+j-1}$ 

#### Similar to W2 From [Kung82]



# How it works

$ \begin{array}{c} \cdots x_2 x_1 \\ \cdots y_2 y_1 \end{array} $		W <sub>2</sub>	₽•••	W <sub>k</sub>
	y <sub>1</sub> x <sub>1</sub>			
	$\begin{array}{ccc} y_2 & y_1 \\ x_2 \end{array}$	x <sub>1</sub>		
	y <sub>3</sub> y <sub>2</sub> x <sub>3</sub>	У <sub>1</sub> х <sub>2</sub>		x <sub>1</sub>
	У <sub>4</sub> У <sub>3</sub> х <sub>4</sub>	У <sub>2</sub> х <sub>3</sub>	У1	x <sub>2</sub>
	У <sub>5</sub> У <sub>4</sub> х <sub>5</sub>	У <sub>3</sub> х <sub>4</sub>	У <sub>2</sub>	У <sub>1</sub> Х <sub>3</sub>

## FIR details



## FIR details



# **FIR Summary**

- Sequential:
  - Memory Bandwidth per output: 3k+1
     each x k times. k w's. plus one y.
  - 1 result o(k) cycles
  - o(1) hardware
- Systolic:
  - Memory Bandwidth per output: 2
    - 1 x + 1 y.
  - 1 result every cycle o(1)

# Example: Pipeline-Reconfigurable FPGAs

# **Reconfigurable Computing**



# Solution based on Hardware Virtualization

 assume you have a target hardware that fits the entire application at once



# Making it happen

Incremental Reconfiguration: "scrolling" FPGA fabric



# How good is this concept?

#### CMU PipeRench

- 🔸 100 sq. mm die area
- 🔸 128-bit datapath
- 🔸 100 MHz clock
- 🔸 0.35 um technology

#### Key Points

- 🔸 performance like FPGA
- 🔸 degradation like DSP



# What's coming your way

- What's required to make hardware virtualization work?
- We will use an example to illustrate
  - breaks in the input data stream
  - saving and restoring lost state

# Example: Convolution Algorithm

```
// 4-tap FIR filter
// 7 input data elements X[0] - X[6]
// 4 output data elements Y[0] - Y[3]
// 4 constant weights W[0] - W[3]
for i = 0 to 3 \in \{
  Y[i] = 0;
  for j = 0 to 3 {
      Y[i] += X[i+i] * W[i];
```

# **A Systolic Implementation**



# Target Hardware



Pipelined

Concurrent reconfiguration and execution

One pipestage reconfigured each cycle

Other stages may execute

# Clock Cycle 0

### Configure next available physical stripe



MEMORY

# Clock Cycle 1

► Physical Stripe 0

- configured to behave like Virtual Stripe 0
- now executing
- needs data X[0]
- Physical Stripe 1 being configured...



## The first four cycles



Virtual Stripe 0 gets replaced by Virtual Stripe 3

# **Pipeline Disruption**



- break in data stream: input has to stop
- only done with X[1] and X[0].
  - needs to process X[2]-X[6]
  - ♦ 5 more execution cycles to go

# The life of Virtual Stripe 0

- Behavior a function of application and architecture
  - With V virtual and P physical stripes
    - execution cycles at a stretch = P 1
    - swap-out duration = V P + 1



# **Further complications!**

- Virtual Stripe 0 has state
  - required when it resumes executing
  - need to save and restore it when stripe is configured back in


### Implementing Save/Restore



#### SWAPPING OUT OF FPGA (SAVE)



# Conclusions

### Pipelinereconfigurable FPGAs provide

- forward compatibility
- robust compilation



### PipeRench-1



♦ Host Interface

# Implementing hardware virtualization

- Reconfigure entire FPGA
  - need more reconfiguration time
  - need intermediate storage

