Packages and Aliases

Prof. K. J. Hintz

Department of Electrical and Computer Engineering George Mason University

- Method for Grouping Related Declarations Which Serve a Common Purpose
 - Set of subprograms to operate on particular data type
 - Set of declarations for particular model
 - Separate interface from implementation
 - Reusable

- Unclutter rest of model
- Allows declaration of "global" signals, e.g.,
 clocks.
 - » Not a generally good since behavior can change through means other than signals declared in entity interface

- Design Unit Similar to Entity Declarations and Architecture Bodies
 - Can be put in library and made accessible to other units
 - Access to items declared in the package is through using its Selected Name
- library_name.package_name.item_name
 - Aliases can be used to allow shorter names for accessing declared items

- Two Components to Packages
 - Package declaration
 - Package body

Package Declaration

- Subprograms Using Header, Implementation Is Hidden
 - "information hiding"

- Constants, Do Not Need to Be Initialized in Declaration
 - "information hiding"

Package Declaration

- Types, Must Be Completely Specified
 - Can have variable size arrays

Signals Must Be Completely Specified

Package Declaration Syntax

Package Declaration Example*

```
package dp32_types is
  constant unit_delay : Time := 1 ns ;
  type bool_to_bit_table is
    array ( boolean ) of bit ;
```

Package Declaration Example*

```
function bits_to_int
  ( bits : in bit_vector ) return integer ;
function bits_to_natural
   ( bits : in bit_vector ) return natural ;
procedure int_to_bits
   ( int : in integer ;
    bits : out bit_vector ) ;
end dp32_types ;
```

*Ashenden VHDL cookbook

Package Body

- Not Necessary If Package Declaration Does Not Declare Subprograms
- May Contain Additional Declarations Which Are Local to the Package Body
 - Cannot declare signals in body

Package Body

- Declared Subprograms Must Include the Full Declaration As Used in Package Declaration
 - Numeric literals can be written differently if same value
 - Simple name may be replaced by a selected name provided it refers to same item

Package Body Syntax

Package Body Example*

Package Body Example*

```
begin
  for i in driver'range loop
  result := result or driver ( i );
  end loop;
  return result;
end resolve_bit_32;
```

Library Clause

- Makes Items in a Library Available to a VHDL Model
- To Access Items in a Library Need to Use Their *selected_name*

```
library identifier { , . . . } ;
```

Use Clause

Tedious to Always Use an Item's Selected Name

All Items Declared in a Package or Library Can Be Made "Visible" Through a Use Clause

Use Clause

Can Be Used in Any Declarative Section

■ Keyword "All" Imports All Identifiers

Use Clause Syntax

Use Clause Example*

Aliases

- Alternative Identifier for an Item
- Improves Readability
- Allows One to Differentiate Among Identically Named Items in Different Packages
- Can Refer to a Single Element or Part of a Composite Data Type, *e.g.*,

```
alias interrupt_level is PSW(30 downto 26);
```

Aliases

- Operations on Aliases Operate on Actual Items Except for the Following Attributes
 - x'simple_name
 - x'path_name
 - x'instance_name

Aliases

- Cannot Declare Aliases for
 - Labels
 - Loop parameters
 - Generate parameters (replicates items)

Data Alias Syntax

```
alias identifier
[ : subtype_indication ] is name ;
```

Data Alias

- Subtype_indication Allows for the Type to Be Changed
 - If scalar original
 - » Direction cannot change
 - » Bounds cannot change
 - » Unconstrained type allowed

Data Alias

- Subtype_indication Allows for the Type to Be Changed
 - If array or array slice
 - » Direction can differ
 - » Bounds can differ
 - » Base type must remain unchanged

Non-Data Alias Syntax

Non-Data Alias

Alias for Enumeration Type Does Not Require Definition of Aliases for Enumeration Literals of Original

Alias for Physical Type Retains Units Without Redefinition

Non-Data Alias Syntax

Optional Signature

- Only for subprograms and enumeration literals
- Overloading of identifiers may require means of differentiating among alternatives
 - » return type does this
- Outer [] are required

Non-Data Alias Syntax

```
signature <=
[ [ type_mark { , . . . } ] [ return
    type_mark ] ]
    -e.g.,

alias high is std.standard.'1' [ return
    bit ]</pre>
```

Resolved Signals

- VHDL Requires a Function to Specify the Values Which Result From Tying Multiple Outputs Together
- Resolved Signal Includes Resolution Function
 - Inclusion of function indicates it is a resolved signal

Resolved Signals

- Resolution Function Must Be Written for an Indeterminate Number of Signals Since It Is Not Known When Declared How Many Signals Will Be Connected to It.
- The Value of a Signal at a Transaction Is Determined by the Resolution Function Operating on the Multiply Connected Signals.

Resolved Signal Syntax

```
package MVL4 is

type MVL4_ulogic is ( 'X', '0', '1', 'Z' );

type MVL4_ulogic_vector is array
    ( natural range <> ) of MVL4_ulogic;

function resolve_MVL4
    ( contribution : MVL4_ulogic_vector )
    return MVL4_ulogic;
```

*Ashenden

```
subtype MVL4_logic is
resolve_MVL4 MVL4_ulogic ;
end package MVL4 ;
```

```
constant resolution_table : table :=
  -- 'X'
            ` () '
                           \ Z '
                           `X'), -- `X'
 ( 'X'
            `X'
                    `Χ'
   ( 'X'
                           `0'), -- `0'
            `0'
                           `1'), -- `1'
           `X'
                   11/
   ( 'X'
                           `Z' ) ;-- `Z'
            0'
   ( 'X'
                    11/
```

```
function resolve_MVL4
  ( contribution : MVL4_ulogic_vector )
return MVL4_ulogic is
variable result : MVL4_ulogic := `Z';
```

```
begin
  for index in contribution'range loop
  result := resolution_table
        ( result, contribution ( index ) );
  end loop;
  return result;
  end function resolve_MVL4;
end package body MVL4;
```

End of Lecture

