Evolutionary Design of Single Electron Systems

Adrian Thompson

Centre for Computational Neuroscience & Robotics, and Centre for the Study of Evolution, School of Cognitive & Computing Sciences, University of Sussex, UK. adrianth@cogs.susx.ac.uk http://www.cogs.susx.ac.uk/users/adrianth/

> Christoph Wasshuber 4106 Springhill Estates Drive, Parker, TX 75002. wasshub@parallelcomputers.com

Abstract

The differences between electronics design through artificial evolution and through conventional methods have the consequence that evolved circuits may take unusual leverage from the physics of their medium of implementation. This can occur even if there is no tractable analytical model to predict how the overall behaviour will emerge from the interactions of the components. This is alluring for singleelectron circuit design, and a first case-study is presented: the evolution of a NOR gate. Although the results to date are far from ideal or practical, it appears that the particular thermal energies of the electrons are exploited. Whether desirable or not, this indicates that evolution can explore new kinds of designs not seen before in the literature.

1 Introduction

This paper discusses the use of evolutionary algorithms to design single electron systems, and describes a first exploratory experiment. Although evolutionary design does not circumvent all of the design challenges faced in making the technology viable, we show that some of its differences from conventional design can be helpful.

Since around 1995 there has been a considerable impetus of research to discern when, how, and why evolutionary techniques can be useful in electronics design [17, 7, 18, 13, 26, 12, 19]. In particular, a sequence of experiments at the University of Sussex, UK (summarised in [23, 22]) provides the basis for our evolution of single-electron designs to follow. These experiments were designed to determine how radically different evolved circuits can be from those produced by conventional design methods (see also [10]).

In practice, there are many important differences between evolutionary design and conventional methods. The most fundamental is that evolution proceeds through the accumulated action of the variation operators (such as crossover and mutation), and these can be largely blind. For example, a typical mutation operator considers each part of the design in turn, and with a small probability applies a random change to it. The consequences of the variation do not need to be predicted in advance; evolution works by taking account of the resulting changes induced into the measured performance of the system. Although it is possible to introduce context-sensitive or heuristic variation operators, it is this essentially stochastic and cumulative action of the variation operators that distinguishes evolution from other forms of heuristic search, and even from the iterative loop of design and testing often present in bottom-up electronics design.

Hence, circuits can be designed through evolution even when there is no feasible way of analysing how the individual interactions of the components give rise to the overall behaviour. This may be because the dynamics of the interactions are too complex, or simply because a tractable analytical model of the components is not available. For example, when one evolved microelectronic circuit was investigated [21], it was found that it had ingeniously exploited the semiconductor physics of the reconfigurable FPGA chip on which it was evaluated, even aspects that were not part of the chip's normal operation, and which were unknown to the investigators. By doing so, through ingeniously subtle means and a complex dynamics, the circuit was very much smaller than would normally be expected. This was possible because none of the conventional restrictive design rules were applied, since evolution does not have the same need for simplifying constraints. A decisive conclusion of the sequence of experiments [23, 22] was: Evolution can explore

beyond the scope of conventional design.

Adaptive control algorithms (which could be evolutionary) have been proposed for the on-line tuning of nanoelectronic circuit parameters [16]. Evolutionary algorithms have also been applied to the characterisation of fabricated nanoelectronic devices [8], but not to the *design* of nanoelectronic systems. Through an initial exploratory casestudy, this paper aims to illustrate that the abilities of evolutionary design identified above may have particular impact in this area. The findings will be summarised in the concluding section.

2 Case Study: Evolving a Single-Electron NOR Gate

We begin by investigating the evolution of a singleelectron NOR gate because a simulator suitable for this purpose is available [25], a NOR gate is a simple circuit but a universal logic primitive, and single-electron NOR gates have been studied before [5]. Evolution of a small buildingblock to be used repeatedly in larger systems is attractive: The task is susceptible to contemporary evolutionary algorithms, which can be allowed to exploit subtly the physics of the medium at a fine level of detail, while leaving the higher-level logical composition of the building-blocks to more conventional methods.

In a single-electron circuit, the movement and position of a single or small number of electrons are controlled; in particular the controllable quantum-mechanical tunnelling of electrons across thin insulators formed at the nano- or meso- scale is exploited. Circuit design and construction based around these 'tunnel junctions' (and other such devices) has been much explored since the late 1980's, but still faces major challenges. A popular account is provided in [11], and a database of publications is available at [1].

The designs were represented as a two-dimensional array of nodes. The size was kept fixed at 7 rows \times 4 columns. Between each pair of nodes was a component selected from the set {NONE, CAPACITOR, JUNCTION, WIRE}, where JUNCTION refers to a tunnel junction. Associated with each capacitor or junction was a real-valued capacitance in the range $[4.0 \times 10^{-19}, 1.0 \times 10^{-13}]$ F. Also associated with each junction was a tunnel resistance in the range $[5.0 \times 10^4, 1.0 \times 10^9]$ Ω . NONE indicated the absence of a component between two nodes. A WIRE between two nodes was a virtual construct, signifying that the connected nodes should be amalgamated into one when the circuit is to be evaluated. Taking an example from the experiment to follow, Fig. 3 shows the representation of a circuit as manipulated by the evolutionary algorithm, while Fig. 4 shows the actual design so represented.

The top row of nodes was supplied with a constant bias voltage V_b in the range $[-1.0 \times 10^{-4}, -1.0 \times 10^{-6}]$ V. The

bottom row of nodes was connected to 0V. No components were allowed between the nodes in the top row, or between the nodes in the bottom row.

The two inputs to the NOR gate were always attached to the same nodes, as seen at the left in Fig. 3. Also shown is the fixed position of the 'preferred' output node. The actual output was taken from a valid output node closest in Manhattan distance to the preferred output node. A node was a valid output node if there was a connected path to it from each of the inputs that was at no point shorted to V_b or 0V. In the case of multiple valid output nodes of equal minimum distance from the preferred position, the one furthest to the right (and furthest down if there was still a tie) was chosen.

Although the array of nodes was fixed in size, the use of NONE and WIRE components, together with the output position selection method, gave considerable freedom for circuits to be of different sizes within the boundaries.

Underlying the choice of circuit representation was the notion that elements that interact should be adjacent to each other, since the usual action of a 'wire' is difficult to achieve [9]. To this end, regular cellular architectures have been proposed, e.g. [2]. Within a primitive (which may be repeated in some sort of array), the representation scheme adopted here is more flexible than a regular array, yet interacting elements can still be brought next to each other through a topology-preserving deformation of the layout once nodes connected by a virtual WIRE have been amalgamated.

The fitness of a candidate circuit was evaluated by applying the voltage waveforms shown in Fig. 1 to the inputs, while monitoring the voltage at the output node. The input voltage sources were coupled to the circuit through fixed series capacitors of 3.333×10^{-13} F in a small attempt to model the situation where the inputs would be driven by the outputs of similar adjacent NOR gates; the output node was loaded by a 1pF capacitor to ground. These arrangements can be seen in Figs. 3 and 4.

Also shown in Fig. 1 is the ideal (target) output voltage waveform $V_{ideal}(t)$. If the actual observed output of a candidate circuit was $V_{out}(t)$, then its fitness over the trial of length T was calculated as:

$$\operatorname{Fitness} = \frac{-1}{T \left| V_{true} - V_{false} \right|} \int_{0}^{T} \left| V_{out}(t) - V_{ideal}(t) \right| dt$$
(1)

or -1.0×10^6 if the individual was not viable. An individual was unviable if no valid output node could be found, or if an input was shorted to 0V or V_b . The fitness of a viable circuit, given by the equation, is just $-1 \times$ the normalised mean error of the output voltage over the trial, so the perfect circuit would score 0.0.

The voltages V_{true} and V_{false} defining the logic levels of both the inputs and the ideal output could be varied by evolution (along with V_b) as part of the description of an



Figure 1. The input waveforms for a fitness evaluation (dotted and dashed) and the ideal output $V_{ideal}(t)$ (solid).

individual circuit. They could assume any values, subject to the constraint that $|V_{true} - V_{false}| \ge 0.75V_b$, and they were initially randomly chosen from the interval $[V_b, 0.0]$ V (again subject to the constraint). The input waveforms have nonzero rise and fall times, whereas the ideal output responds instantly at a logic threshold of $(V_{true} + V_{false})/2$. This provides a selection pressure for the evolution of noise margins.

The circuits were simulated using the SIMON package [1, 24, 25], with the parameter settings given in the footnote.¹ The first phases of the experiment were conducted at absolute zero temperature (0K), and neglected co-tunnelling (only first order tunnelling was simulated). In the Phase 2 we will go on to describe how the temperature can be increased and higher-order tunnelling accounted for.

2.1 Experiment Phase 0

To start the experiment, an absolutely random search was conducted to find a prototype design with which to seed evolution. Each random individual was generated by selecting the component between each pair of nodes uniformly at random from {NONE, CAPACITOR, JUNCTION, WIRE}, then choosing the associated capacitances, resistances, V_b , V_{true} and V_{false} uniformly at random from their permitted ranges. 58470 random circuits were evaluated, and the best one chosen. At this very early stage, the fitness values could be dominated by worthless transient charging/discharging, so the evaluations were preceded by the simulation of an initial settling time of 0.3125μ s. During the settling time, the input voltages were both at V_{false} and the output was irrelevant. This settling time was not necessary during the evolutionary phases to follow.

2.2 Experiment Phase 1

The evolutionary algorithm was a fairly standard generational Genetic Algorithm (GA) [6]. A fixed-size population of 30 candidate circuit designs was maintained. Once their fitnesses had been evaluated, all except the single fittest member were replaced by offspring (a 'generation'). Individuals were selected (with replacement) to parent offspring with a probability proportional to the rank order of their fitness within the population, such that the fittest member's expected number of offspring was 2.0, the median-fittest's expected number was 1.0, and the least fit would get none. Baker's stochastic universal selection method [3] was used.

For each offspring individual, there was a probability of 0.7 that it would be generated through a crossover operation on two parents. Crossover was done by selecting uniformly at random a pair of rows and a pair of columns in the array of nodes. The rectangular region circumscribed by these limits would be taken from one parent, and the remainder from the other. If crossover was not performed (probability 0.3), then just one parent was taken.

To finish the formation of an offspring, it would be mutated as follows. Taking each component in turn, with a small probability it would be altered to a different uniformly randomly chosen component type. This probability was set such that the expected number of component-type mutations per individual was 0.7. Then, considering each component position in turn, with a small probability the capacitance value associated with that position would be perturbed (whether or not the component at that position happened to be currently of a type that used the capacitance value). The same perturbation procedure was then repeated for the resistance values. The probabilities of perturbations were set such that the expected number of capacitances altered per individual was 2.8, and the expected number of resistances altered was also 2.8. Finally, the global voltages associated with the circuit $(V_b, V_{false} \text{ and } V_{true})$ were taken in turn and with a probability of 0.1 each, were perturbed.

The perturbations to the real-valued parameters were performed using the 'Breeder-GA (BGA)' mutation operator [14]. This operator takes the range of the variable as a parameter, and generates small perturbations with a higher probability than large ones. If, after mutation, $|V_{true} - V_{false}|$ broke the separation constraint, the two voltages were symmetrically moved further apart until they

¹All simulations used the quasi-stationary monte-carlo mode. For evolutionary fitness evaluations, where speed is important, a somewhat noisy simulation was used, with 3000 events simulated per timestep of 5ns. For Figs. 5, 6, 9 and 10, higher resolution tests were performed, using 10000 events per 0.5ns timestep. The nodes always had zero initial charge, and a different random-number seed was supplied to the simulator for each fitness trial.



Figure 2. Evolution at 0K: Fitness of the best individual in the population.

were valid. In the case of resistances and capacitances, which both range over many orders of magnitude, the log of the variable (and its range) was taken, the BGA mutation applied, and then the antilog of the result became the variable's new value.

Starting from a population of identical copies of the best circuit found through random search (Phase 0), the GA's operation consisted of many iterations of the generational cycle of fitness evaluations, selection of parents, offspring formation, and replacement of all but the currently fittest individual by the new offspring. Fig. 2 shows how the fitness rapidly increased at first, and then was slowly fine-tuned over a much longer period.

The GA was stopped after 8000 generations, and the best individual at that time is shown in Figs. 3 and 4. The behaviour shown in Fig. 5 is very close to the ideal, but it is also seen to be completely destroyed if we now enable the simulation of higher-order tunnelling events. If the temperature is increased (Fig. 6), the behaviour is completely lost at only 30mK.

In a similar earlier experiment at zero temperature [20] it was found that if evolution was continued from this point, but now with second-order tunnelling enabled, it took many generations to regain the original fitness. If third-order tunnelling was then enabled in the simulation, then again much more evolution was needed. Given that simulation of higher order tunnelling is extremely computationally expensive, the approach of gradually increasing the order of simulated tunnelling events, at zero temperature, does not appear fruitful. Attempts to conduct the experiment at a temperature of 500mK, even simulating only first order tunnelling, met with total failure: no initial circuits could be found (either through random search, or by the GA) that were above baseline fitness.



Figure 3. The circuit evolved at 0K, in the representation manipulated by the evolutionary algorithm. The large dots are nodes, and the 'preferred output' node is shown circled.

The way forward is suggested by noticing that the loss of behaviour with increasing temperature seen in Fig. 6 is gradual, although rapid.

2.3 Phase 2

Taking the final population of Phase 1, evolution was continued, still with only first-order tunnelling simulated. Whenever the fitness of the best individual reached a threshold of -0.25, the temperature was increased by 10mK. It can be seen in Fig. 7 that although these small temperature increases usually caused some loss in fitness, the population had enough residual performance for the evolutionary process to work on, in adapting the individuals to the new conditions. The fact that co-tunnelling and increased temperature both smear out the Coulomb blockade in a very similar way further supports the soundness of this approach. Higher-order tunnel events are thus lumped into a larger effective temperature.

Due to time constraints, the temperature was held constant once it reached 340mK, to allow a recognisable NORgate to be formed. When the experiment was terminated, the best circuit (Fig. 8) certainly would not work in a computational circuit, but can be seen to be roughly approximating the target NOR response 5.

The circuit has some interesting properties. Its response deteriorates only slightly if second-order tunnelling events

Fixed Values:		
C8	3.333e-13 F	
C9	3.333e-13 F	
C10	1.000e-12 F	
Evolved Values:		
C1	6.416e-19 F	
C2	4.001e-19 F	
C3	5.387e-19 F	
C4	4.645e-17 F	
C5	9.597e-16 F	
C6	4.638e-18 F	
C7	1.000e-13 F	
J2	9.462e-16 F	2.756e+05 Ω
J3	2.466e-16 F	3.114e+05 Ω
J5	8.867e-14 F	2.900e+08 Ω
J7	9.861e-18 F	9.571e+08 Ω
J8	1.472e-15 F	2.668e+08 Ω
J10	3.946e-18 F	5.000e+04 Ω
J11	4.000e-19 F	5.000e+04 Ω
J12	4.000e-19 F	5.024e+04 Ω
J13	4.000e-19 F	8.902e+07 Ω
V_b	-1.000e-04 V	
V_{false}	-1.538e-05 V	
\dot{V}_{true}	-9.923e-05 V	



Figure 4. The circuit evolved at 0K, as seen by the simulator: Nodes joined by 'virtual wires' have been amalgamated, and shorted or dangling components have been removed.



Figure 5. The input/output relationship of the circuit evolved at 0K (see Fig. 4). The dark solid line is the output considering only first order tunnelling events, as used in the simulations to evaluate fitness during evolution. The gray solid line is the output when second-order (or second and third-order) events are also simulated.



Figure 6. The thermal response of the circuit evolved at 0K (see Fig. 4).



Figure 7. Continued evolution, at increasing temperature. The solid upper line is best fitness (left axis), and the lower dotted line is temperature (right axis). The temperature was increased by 10mK whenever the fitness reached -0.25, then was held constant upon reaching 340mK.

are now included in the simulation, and there is no further degradation if third-order events are also modelled. The thermal response of the circuit, considering only first-order tunnelling, is fascinating. Fig. 10 shows that the behaviour deteriorates not only when the temperature is increased, but also when it is *decreased*. The best performance is seen at 340mK — the temperature during the final stage of evolution. The simulation does not model thermal drift of the parameter values, so this curve implies that the circuit exploits or relies upon the particular thermal energies of the electrons at around 340mK. Further investigation is underway to verify the physical realism of this phenomenon, as it is possible that it arises as a simulation artifact.

Although we have not produced an ideal NOR gate, this thermal response indicates that evolution has been exploring the utilisation of the physical medium in ways not normally imagined.

3 Conclusion

We argued that evolutionary design is different from the usual processes in which human designers or conventional CAD tools engage. One consequence is that it is possible to evolve designs that take unusual leverage from the physics of their medium of implementation. This can be done even if there is no tractable analytical model to predict how the overall behaviour will emerge from the interactions of the components. At least for small systems, it can also be done

Fixed Values:		
C2	1.000e-12 F	
C8	3.333e-13 F	
C9	3.333e-13 F	
Evolved Values:		
C1	4.858e-19 F	
C3	9.969e-14 F	
C4	2.052e-16 F	
C5	1.000e-13 F	
C6	3.393e-16 F	
C7	2.975e-15 F	
J1	4.000e-19 F	4.950e+06 Ω
J2	4.000e-19 F	5.766e+05 Ω
J3	4.059e-19 F	9.024e+04 Ω
J4	4.237e-19 F	5.854e+04 Ω
J5	3.632e-16 F	2.886e+07 Ω
J6	4.857e-19 F	5.000e+04 Ω
V_b	-1.000e-04 V	
V_{false}	-8.368e-05 V	
V_{true}	-8.488e-06 V	
	b	J1
In1 C8 C3 C3 C3 C3 C5 C9 C5 C9 C5 C9 C5 C9 C6	$\begin{array}{c} C4\\ J2\\ C7\\ J3\\ J4\\ J6\\ J5\\ J5\\ J5\\ J5\\ J5\\ J5\\ J5\\ J5\\ J5\\ J5$	Output C2 load C2 model
0	V V	

Figure 8. The best circuit so far for 340mK.



Figure 9. The input/output relationship of the circuit evolved at 340mK (see Fig. 8). Top: Simulation only of first-order tunnelling events. Middle: Simulation including secondorder tunnelling. Bottom: Simulation including third-order tunnelling.



Figure 10. The thermal response of the circuit evolved for 340mK (see Fig. 8).

with little prior conception of what kinds of design might be appropriate or effective. These properties are alluring for contemporary single-electronics, and the experiments were encouraging.

A representation scheme was developed that allows more flexibility than a regular array, yet maintains adjacency of interacting components. Some freedom was available to explore circuits of different sizes, and with their output in different positions. The bias voltage and the signal levels could co-evolve with the circuit structure. A method was found for the evolution of circuits to perform at nonzero temperature, which also appears to lessen the impact of multipleorder tunnelling events, which we would rather not have to simulate during evolution. The resulting circuit does not serve as a good NOR gate, but does exhibit the ability of evolutionary techniques to navigate into intriguing unchartered territories of design.

Some important issues were not part of this first study. Perhaps the possibility of signal representation schemes other than voltage levels would be fruitful (e.g. [15]), and the issues surrounding the composition of evolved primitives into larger systems are worth closer attention. We ignored the effects of background charge and component tolerances, drift, and control, although parallel work has addressed the challenge of robustness in evolutionary microelectronics design [22].

It may be that a better NOR gate was not obtained because the fitness evaluations were quite noisy (visible in Fig. 7). In common with many of the future demands mentioned above, perhaps more computationally expensive fitness evaluations will be required. The set of experiments reported here took about 3 weeks on a dual-processor 466MHz PC. The computational demands are not necessarily terminal, as evolutionary algorithms parallelize very well to loosely-coupled MIMD parallel machines, such as cost-effective Beowulf-style clusters [4].

Nanoelectronics design seeks to employ subtle physics to do useful work. Natural evolution has done this in biology, and so can evolutionary algorithms in artificial media. Our experiments tentatively suggest that evolutionary methods may be a useful exploratory tool into novel kinds of design that may help to make such new technologies viable.

Acknowledgements

Thompson's work is funded by the EPSRC, with support from Xilinx, British Telecommunications, Hewlett-Packard, and Zetex. Personal thanks to Paul Layzell, Phil Husbands, Inman Harvey, Ricardo Salem Zebulum, Ron Rendell and Mario Ancona for useful discussions and help.

References

- [1] The Single-Electron Repository. http://home1.gte.net/kittypaw/
- [2] M. G. Ancona. Design of computationally useful singleelectron digital circuits. J. Appl. Phys, 79(1):526–539, 1996.
- [3] J. E. Baker. Reducing bias and inefficiency in the selection algorithm. In J. J. Grefenstette, editor, *Genetic Algorithms and their Applications: Proc. 2nd Int. Conf. on Genetic Algorithms (ICGA)*, pages 14–21. Lawrence Erlbaum Associates, 1987.
- [4] F. H. Bennett III, J. R. Koza, J. Shipman, and O. Stiffelman. Building a parallel computer system for \$18,000 that performs a half-petaflop per day. In W. Banzhaf, J. Daida, A. E. Eiben, et al., editors, *Proc. Genetic and Evolutionary Computation conference (GECCO-99)*, pages 1484–1490. Morgan Kaufmann, 1999.
- [5] R. Chen, A. Korotkov, and K. Likharev. Single-electron transistor logic. *Appl. Phys. Lett.*, 68(14):1954–1956, 1996.
- [6] D. E. Goldberg. Genetic Algorithms in Search, Optimization & Machine Learning. Addison Wesley, 1989.
- [7] T. Higuchi, M. Iwata, and L. Weixin, editors. Proc. 1st Int. Conf. on Evolvable Systems: From Biology to Hardware, volume 1259 of LNCS. Springer-Verlag, 1997.
- [8] G. Klimeck, C. H. Salazar-Lazaro, A. Stoica, and T. Cwik. "genetically engineered" nanoelectronics. In A. Stoica, D. Keymeulen, and J. Lohn, editors, *Proc. 1st NASA/DoD Workshop on Evolvable Hardware*, pages 247–248. IEEE Computer Society, 1999.
- [9] A. N. Korotkov, R. H. Chen, and K. K. Likharev. Possible performance of capacitively-coupled single-electron transistors in digital circuits. *Journal of Applied Physics*, 78(4):2520–2530, 1995.
- [10] J. R. Koza, F. H. B. III, M. A. Keane, et al. Searching for the impossible using genetic programming. In W. Banzhaf, J. Daida, A. E. Eiben, et al., editors, *Proc. Genetic and Evolutionary Computation conference (GECCO-99)*, pages 1083–1091. Morgan Kaufmann, 1999.

- [11] K. K. Likharev and T. Claeson. Single electronics. *Scientific American*, 266(6):50–55, 1992.
- [12] M. Sipper and D. Mange (Guest Editors). Special issue on biology to hardware and back. *IEEE Trans. Evolutionary Computation*, 3(3), Sept. 1999.
- [13] J. Miller, A. Thompson, T. Fogarty, and P. Thomson, editors. Proc. 3rd Int. Conf. on Evolvable Systems (ICES2000): From Biology to Hardware, volume tba of LNCS. Springer-Verlag, 2000. In Press.
- [14] H. Mühlenbein and D. Schlierkamp-Voosen. The science of breeding and its application to the breeder genetic algorithm BGA. *Evolutionary Computation*, 1(4):335–360, 1994.
- [15] R. W. Rendell. Adaptive control of single-electron circuit signatures for computation. In M. Cahay, D. J. Lockwood, J.-P. Leburton, and S. Bandyopadhyay, editors, *Proc. of the ECS* 98-19 Quantum Confinement V: Nanostructures, pages 574–581. Electrochemical Society, 1999.
- [16] R. W. Rendell and M. G. Ancona. Adaptive computation by interacting quantum dots. *Superlattices and microstructures*, 20(4):479–491, 1996.
- [17] E. Sanchez and M. Tomassini, editors. *Towards Evolvable Hardware: The evolutionary engineering approach*, volume 1062 of *LNCS*. Springer-Verlag, 1996.
- [18] M. Sipper, D. Mange, and A. Pérez-Uribe, editors. Proc. 2nd Int. Conf. on Evolvable Systems (ICES98), volume 1478 of LNCS. Springer-Verlag, 1998.
- [19] A. Stoica, D. Keymeulen, and J. Lohn, editors. Proc. 1st NASA/DoD workshop on Evolvable Hardware. IEEE Computer Society, 1999.
- [20] A. Thompson. Evolutionary design for novel technologies. In *IEE Colloquium on Evolutionary Hardware Systems*, page 4/1, Savoy Place, London, June 1999.
- [21] A. Thompson and P. Layzell. Analysis of unconventional evolved electronics. *Communications of the ACM*, 42(4):71– 79, Apr. 1999.
- [22] A. Thompson and P. Layzell. Evolution of robustness in an electronics design. In J. Miller, A. Thompson, T. Fogarty, and P. Thomson, editors, *Proc. 3rd Int. Conf. on Evolvable Systems: From biology to hardware (ICES2000)*, volume tba of *LNCS*. Springer-Verlag, 2000. In press.
- [23] A. Thompson, P. Layzell, and R. S. Zebulum. Explorations in design space: Unconventional electronics design through artificial evolution. *IEEE Trans. Evol. Comp.*, 3(3):167–196, 1999.
- [24] C. Wasshuber. About Single-Electron Devices and Circuits. PhD thesis, Technical University of Wien, Österreichischer Kunst- und Kulturverlag, 1997.
- [25] C. Wasshuber, H. Kosina, and S. Selberherr. SIMON a simulator for single-electron tunnel devices and circuits. *IEEE Transactions on Computer-Aided Design*, 16:937– 944, Sept. 1997.
- [26] X. Yao (Guest Editor). Special section on evolvable hardware. *Communications of the ACM*, 42(4):47–79, Apr. 1999.