ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES

Sequential circuit testing - Checking experiment approach

Overview

- · Motivation and introduction
- · Model and fault model
- Theory
- Checking experiment design
- · Limitations of the method
- Summary

10/22/200

Motivation and Introduction

- Ref: F.C. Hennie "Fault detection experiments for sequential circuits", 5th annual symposium on switching and automata theory, 1964.
- Motivation
 - Test generation at higher level of abstraction in which only the function of the circuit is known but the implementation (structure) is not known

10/22/2006

An example

- · Consider testing a 4-bit ALU
 - We need not know the structure we can determine the number of inputs and outputs. If the number is small we can test the circuit exhaustively.
 - Can such a technique be used for sequential circuits, even if it is fairly small, such as a small finite state machine. Such FSMs exist often in practice (embedded controllers are good examples of such FSMs).
 - Derivation of tests for such circuits is of interest for the following two reasons
 - Need not worry about the realization and underlying technology
 - Such tests can also be used for validation and verification

10/22/2006

Sequential circuit model

- Two ways to express a state machine
 - State table
 - State diagram
 - -M = (Q, I, O, NS, OU)

Q = set of states

I = set of inputs from an input alphabet

O = set of outputs from an output alphabet

NS = next state function

OU = output function

10/22/2006

Fault model

- · Two formulations of the test problem
 - Given the behavior of the circuit (such as state table), verify the behavior by applying the inputs and observing the outputs. Object is to find a sequence of inputs that will verify the behavior
 - Given a sequence of inputs and outputs, construct a state machine that will behave as specified by the input/output sequence
- The above two problems have similarities but we will address the first of the two problems

10/22/2006

Fault model

- Assumptions about the faults
 - Number of states in the FSM are known or these are upperbounded
 - No fault causes an increase in the number of states or increase beyond the upperbound
- We will also limit our discussion to a class of FSMs that have some special properties. These properties are defined in the "theory" section of the discussion

Theory

- Strongly connected machine/circuit: every state is reachable from every other state
 - There are no "source" or "sink" states
- An example FSM strongly connected?

PS	x = 0	x = 1
A	C/0	A/0
В	B/1	D/0
С	A/0	B/0
D	B/1	C/0

Theory (contd.)

• Synchronizing sequence

Application of this sequence takes the machine to a known state (final state), irrespective of the start state (initial state) of the circuit

PS	$\mathbf{x} = 0$	x = 1
Α	C/0	A/0
В	B/1	D/0
С	A/0	B/0
D	B/1	C/0

• Synchronizing tree – see next slide

10/22/2006

Theory (contd.)

PS

A

В

C

x = 0

C/0

B/1

A/0

B/1

x = 1

A/0

D/0

B/0

C/0

- Synchronizing tree
- Ambiguity states the circuit may be in
- Example:
- initial ambiguity (ABCD)
- after an application of 0 the ambiguity is (ABC)
- SS = 0.1.0.1.0 (Final state = B)

10/22/2006

Theory (contd.)

• Homing sequence – application of this sequence and observation of outputs can determine the final state of the circuit

- Distinguishing sequence application of this sequence and the observation of outputs and determine the initial (start) state of the circuit
 - Clearly this can also determine the final state of the circuit

10/22/2006

11

Theory (contd.)

· Homing sequence Construct a homing tree

010 is a homing sequence If output 000 - final state If output 101 - final state Distinguishing sequence

If output 000 – final state is C	A	C/0	A/0		
If output 101 – final state is B	В	B/1	D/0		
Distinguishing sequence –	С	A/0	B/0		
Construct a distinguishing tree This machine does not have a DS	D	B/1	C/0		
This machine does not have a D3					

Transfer sequence –

a sequence, Tij, that will take the machine from state i to j

2

Theory (contd.)

- Example:
- SS ?
- HS ?
- DS = 100output st
 - 100 Α
 - В 101 C 001Α D 110 C

10/22/2006

PS	x = 0	x = 1
A	C/0	D/1
В	C/0	A/1
С	A/1	B/0
D	B/0	C/1

Checking experiment design

- · Two part sequence
 - Part 1: verify that the FSM has n states
 - · Check that there are n distinct states
 - Part 2: verify that all transitions from every state are
 - · Apply one input at a time and check the output and the state of the circuit

10/22/2006

Checking experiment design (contd.)

- · Checking sequence construction
 - Apply SS and take the circuit to a known state
 - Repeat for each state

(known state) DS (transfer to another, different, state) DS is used to verify the known state

- Repeat of each state and every input (known state) input DS (transfer to a known state)

verify output when input is applied DS is used to verify that the transition was indeed correct

10/22/2006

15

Checking experiment design (contd.)

- An example
- SS = 01010 DS = 100
- A (DS) -> C
- B (DS) -> A
- C (DS) -> A D (DS) -> C
- D/1 C/0 A/1 A/1 B/0C/1
- Phase 1: SS $T_{CA}DS$ $T_{CB}DS$ $T_{AC}DS$ $T_{AD}DS$
- Phase 2: $T_{CA} = 0$ DS $T_{AA} = 1$ DS check null check output output

10/22/2006

Checking experiment design (contd.)

- Checking sequence reducing sequence length
 - States need not be verified in the order we want them, they can be verified as they appear while designing the sequence
 - Phases 1 and 2 can be overlapped
 - Overlap parts of sequences where ever possible
 - If there is more than one DS, these can be integrated with in the design of sequence

10/22/2006

17

Limitations of the method

- Assumptions are very restrictive and limit the application of the method
- Machine do not have SS, DS, etc. require more complex algorithms
- · Length of the sequence can be very long
 - SS can be as long as O(n³)
 - The known best bound is n(n+1)(n-1)/6
 - TS can be no longer than length n
 - DS this can be very long in theory

 - Hence total sequence length can be O(2kn), where k is the number of flip-flops and n=2k

Summary

- Need for functional testing methods for sequential circuits
- Described a fault model for functional faults in FSMs
- Developed theoretical foundation for FSM testing
- Design of test sequence
- Limitations of the method

10/22/200

19