

An hardware inspired model for parallel programming

Arvind
Computer Science & Artificial Intelligence Lab
Massachusetts Institute of Technology

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-1

What we said in the first lecture

This subject is about

- ◆ The foundations of functional languages:
 - the λ -calculus, types, monads, confluence, operational semantics, TRS...
 - ◆ General purpose implicit parallel programming in Haskell & pH
 - ◆ Parallel programming based on atomic actions or transactions in Bluespec
 - ◆ Dataflow model of computation
- and understanding connections ...*


*Bluespec and pH borrow heavily from functional languages
but their execution models differ completely from each other*

November 2, 2006


<http://csg.csail.mit.edu/6.827/>

L15-2

pH: Implicit Parallel Programming



Fully Parallel, Multithreaded Model



Instead of focusing on compilation, we will study

- ◆ A hardware inspired methodology for “synthesizing” parallel programs
 - Rule-based specification of behavior (Guarded Atomic Actions)
 - ◆ Lets you think one *rule* at a time
 - Composition of modules with guarded interfaces

Bluespec

Example: 802.11a transmitter

Unity – late 80s
Chandy & Misra


Warning: The ideas are untested in the software domain; you are the trailblazers.

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-5

Bluespec: State and Rules organized into *modules*



All *state* (e.g., Registers, FIFOs, RAMs, ...) is explicit.
Behavior is expressed in terms of atomic actions on the state:

Rule: condition \rightarrow action

Rules can manipulate state in other modules only *via* their interfaces.

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-6

Programming with rules: Example Euclid's GCD

Terms

GCD(x,y), integers

Rewrite rules

$\text{GCD}(x, y) \Rightarrow \text{GCD}(y, x)$ if $x > y, y \neq 0$ (R_1)

$\text{GCD}(x, y) \Rightarrow \text{GCD}(x, y-x)$ if $x \leq y, y \neq 0$ (R_2)

Initial term

GCD(initX,initY)

Execution

$\text{GCD}(6, 15) \xrightarrow{R_2} \text{GCD}(6, 9) \xrightarrow{R_2} \text{GCD}(6, 3) \xrightarrow{R_1}$


$\text{GCD}(3, 6) \xrightarrow{R_2} \text{GCD}(3, 3) \xrightarrow{R_2} \text{GCD}(3, 0)$

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-7

GCD in Bluespec



```
module mkGCD (I_GCD);
```

```
  Reg#(int) x <- mkRegU;
```

```
  Reg#(int) y <- mkReg(0);
```

State

```
  typedef int Int#(32)
```

```
  rule swap when ((x>y)&&(y!=0)) ==>
```

```
    x <= y; y <= x;
```

```
  endrule
```

```
  rule subtract when ((x<=y)&&(y!=0)) ==>
```

```
    y <= y - x;
```

```
  endrule
```

Internal behavior

```
  method Action start(int a, int b) when (y==0) ==>
```

```
    x <= a; y <= b;
```

```
  endmethod
```

```
  method int result() when (y==0);
```

```
    return x;
```

```
  endmethod
```

External interface

```
endmodule
```


```
Assumes x != 0 and y != 0
```

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-8

GCD Hardware Module




In a GCD call t could be
 Int#(32),
 UInt#(16),
 Int#(13), ...

```
interface I_GCD;
    method Action start (intt a, intt b);
    method intt result();
endinterface
```


- ◆ The module can easily be made polymorphic
- ◆ Many different implementations can provide the same interface:
 module mkGCD (I_GCD)

Bluespec: Two-Level Compilation




Static Elaboration

- ◆ Inline function calls and datatypes
- ◆ Instantiate modules with specific parameters
- ◆ Resolve polymorphism/overloading



Expressing designs for 802.11a transmitter in Bluespec (BSV)

802.11a Transmitter Overview




Preliminary results

Design Block	Lines of Code (BSV)	Relative Area
Controller	49	0%
Scrambler	40	0%
Conv. Encoder	113	0%
Interleaver	76	1%
Mapper	112	11%
IFFT	95	85%
Cyc. Extender	23	3%


Complex arithmetic libraries constitute another 200 lines of code

Combinational IFFT



Design Alternative

Reuse a block over multiple cycles




we expect:

- Throughput to reduce – less parallelism
- Energy/unit work to increase - due to extra HW
- Area to decrease – reusing a block

Combinational IFFT

Opportunity for reuse




November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-17

Circular pipeline: Reusing the Pipeline Stage




November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-18

Superfolded circular pipeline: Just one Radix-4 node!



Which design consumes the least energy to transmit a symbol?

- ◆ Can we quickly code up all the alternatives?
 - single source with parameters?

Not practical in traditional hardware description languages like Verilog/VHDL

Bluespec code: Radix-4 Node

```

function Vector#(4,Complex)
  radix4(Vector#(4,Complex) t, Vector#(4,Complex) k);


  Vector#(4,Complex) m = newVector(),
    y = newVector(),
    z = newVector();

  m[0] = k[0] * t[0]; m[1] = k[1] * t[1];
  m[2] = k[2] * t[2]; m[3] = k[3] * t[3];

  y[0] = m[0] + m[2]; y[1] = m[0] - m[2];
  y[2] = m[1] + m[3]; y[3] = i*(m[1] - m[3]);

  z[0] = y[0] + y[2]; z[1] = y[1] + y[3];
  z[2] = y[0] - y[2]; z[3] = y[1] - y[3];


  return(z);
endfunction
  
```



Polymorphic code:
works on any type
of numbers for
which *, + and -
have been defined

Combinational IFFT

Can be used as a reference



stage_f function

repeat it three times

Bluespec Code for Combinational IFFT

```
function SVector#(64, Complex) iff
    (SVector#(64, Complex) in_data);
//Declare vectors
    SVector#(4,SVector#(64, Complex)) stage_data =
        replicate(newSVector);
    stage_data[0] = in_data;
    for (Integer stage = 0; stage < 3; stage = stage + 1)
        stage_data[i+1] = stage_f(stage, stage_data[i]);
return(stage_data[3]);
```

The code is unfolded to generate a combinational circuit

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-23

Bluespec Code for stage_f

```
function SVector#(64, Complex) stage_f
    (Bit#(2) stage, SVector#(64, Complex) stage_in);
begin
    for (Integer i = 0; i < 16; i = i + 1)
        begin
            Integer idx = i * 4;
            let twid = getTwiddle(stage, fromInteger(i));
            let y = radix4(twid, stage_in[idx:idx+3]);
            stage_temp[idx] = y[0]; stage_temp[idx+1] = y[1];
            stage_temp[idx+2] = y[2]; stage_temp[idx+3] = y[3];
        end
    //Permutation
    for (Integer i = 0; i < 64; i = i + 1)
        stage_out[i] = stage_temp[permute[i]];
    end
return(stage_out);
```


Stage function

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-24

Synchronous pipeline



```

rule sync-pipeline (True);
  inQ.deq();
  sReg1 <= f1(inQ.first());
  sReg2 <= f2(sReg1);
  outQ.enq(f3(sReg2));
endrule
  
```

This is real IFFT code;
just replace f1, f2 and f3
with stage_f code

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-25

What about pipeline bubbles?

```

rule sync-pipeline (True);
  Maybe#(data_T) sx, ox;
  for (Integer i = 1; i < n; i = i + 1)
  begin //Get stage input
    if (i == 0)
      if (inQ.notEmpty)
        begin sx = inQ.first(); inQ.deq(); end
      else sx = Invalid;
    else sx = sRegs[i-1];
    case(sx) matches //Calculate value
      tagged Valid .x: ox = f(fromInteger(i),x);
      tagged Invalid: ox = Invalid;
    endcase
    if (i == n-1) outQ.enq(ox); //Write Outputs
    else sRegs[i] <= ox;
  end
endrule
  
```

```


typedef union tagged {
  void Invalid;
  data_T Valid;
} Maybe#(type data_T);
  
```

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-26

Folded pipeline



```

rule folded-pipeline (True);
if (stage==1)
  begin inQ.deq();
        sxIn= inQ.first(); end
  else  sxIn= sReg;
  sxOut = f(stage,sxIn);
  if (stage==3) outQ.enq(sxOut);
  else sReg <= sxOut;
  stage <= (stage==3)? 1 : stage+1;
endrule
  
```

```

function f (stage,sx);
  case (stage)
    1: return f1(sx);
    2: return f2(sx);
    3: return f3(sx);
  endcase
endfunction
  
```

This is real IFFT code too ...

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-27

Expressing these designs in Bluespec is easy

- ◆ All these designs were done in less than one day!
- ◆ Area and power estimates?

Combinational
Pipelined
Folded (16 Radices)
Super-Folded (8 Radices)
Super-Folded (4 Radices)
Super-Folded (2 Radices)
Super-Folded (1 Radix)

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-28

802.11a Transmitter Synthesis results

IFFT Design	Area (mm ²)	Symbol Latency (CLKs)	Throughput Latency (CLKs/sym)	Min. Freq Required	Average Power (mW)
Pipelined	5.25	12	04	1.0 MHz	4.92
Combinational	4.91	10	04	1.0 MHz	3.99
Folded (16 Radices)	3.97	12	04	1.0 MHz	7.27
Super-Folded (8 Radices)	3.69	15	06	1.5 MHz	10.9
SF(4 Radices)	2.45	21	12	3.0 MHz	14.4
SF(2 Radices)	1.84	33	24	6.0 MHz	21.1
SF (1 Radix)	1.52	57	48	12 MHz	34.6

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-29

Why are the areas so similar

- ◆ Folding should have given a 3x improvement in IFFT area
- ◆ BUT a constant twiddle allows low-level optimization on a radix4 block
 - a 2.5x area reduction!

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-30

802.11a Observation


- ◆ Dataflow network
 - aka Kahn networks
- ◆ How should this level of concurrency be expressed in a reference code (say in C or systemC?)
- ◆ Can we write Specs which work for both hardware and software

November 2, 2006

<http://csg.csail.mit.edu/6.827/>

L15-31

Bluespec Tool flow



November 2, 2006 Sequence Design PowerThreats <http://csg.csail.mit.edu/6.827/>

L15-32