

New Hardware-Efficient Algorithm and Architecture for the Computation of 2-D DCT on a Linear Systolic Array

Shen-Fu Hsiao Wei-Ren Shiue
Institute of Computer and Information Engineering
National Sun Yat-Sen University
Taiwan

Abstract

A new recursive algorithm for fast computation of two-dimensional discrete cosine transforms (2-D DCT) is derived by converting the 2-D data matrices into 1-D vectors and then using different partition methods for the time and frequency indices. The algorithm first computes the 2-D complex DCT (2-D CCT) and then produces two 2-D DCT outputs simultaneously through a post-addition step. The decomposed form of the 2-D recursive algorithm looks very like a radix-4 FFT algorithm and is in particular suitable for VLSI implementation since the common entries in each row of the butterfly-like matrix are factored out in order to reduce the number of multipliers. A new linear systolic architecture is presented which leads to a hardware-efficient architectural design requiring only $\log N$ multipliers plus $3\log N$ adders/subtractors for the computation of two $N \times N$ DCTs.

1. Introduction

Two-dimensional discrete cosine transform (2-D DCT), in particular the 8×8 DCT, is one of the core operations in current standard image and video coding. There are a lot of papers discussing the fast implementation of the DCT/IDCT. One category of papers decomposes the original 8×8 DCT into two 4×4 matrix-vector multiplications through input data reordering. The overall 2-D DCT architectures of these papers consist of 1-D DCT processors with transpose memory to perform operations on the row and column of the input data. Due to the structural regularity, many 2-D DCT chips are fabricated using this method [4-6]. However, the computation complexity of this method is usually high.

Another group of papers has lower computation complexity but leads to irregular structures [1-3]. These papers present fast DCT algorithms and derive the corresponding signal flow graphs (SFGs) that look like those for FFT. However, the SFG-like architectures require a lot of hardware area and the input/output burden is heavy. The irregular global interconnection wiring in the SFG-like architecture and the high hardware cost make these architectures not very suitable for VLSI implementation. Furthermore, as required in the first group of papers, these 2-D DCT approaches usually calls for transpose memory for data exchange of the intermediate results.

In this paper, we will present a new recursive algorithm and the corresponding linear systolic architecture with very low hardware complexity for fast computation of the 2-D DCT. The new 2-D DCT architecture requires only 3 complex multipliers and 9 complex adders for the computation of two concurrent $2 \times 8 \times 8$ DCTs. Furthermore, the developed linear array architecture is fully pipelinable and is easily scalable to process 2-D DCT of general size N (with N power of 2).

2. Recursive Algorithm for 2-D DCT

The 2-D $N \times N$ DCT $y(k_1, k_2)$ of the input signal $x(n_1, n_2)$ is defined as

$$y(k_1, k_2) = \frac{2}{N} b(k_1) b(k_2) \sum_{n_1=0}^{N-1} \sum_{n_2=0}^{N-1} x(n_1, n_2) \cos\left(\frac{\pi(n_1+0.5)k_1}{N}\right) \cos\left(\frac{\pi(n_2+0.5)k_2}{N}\right) \quad (1)$$

$$b(k) = \begin{cases} 1/\sqrt{2}, & k=0 \\ 1, & k \neq 0 \end{cases}$$

where the transform size N will be assumed to be power of 2 in the following. Reordering the time indices n_1 and n_2 as follows

$$\begin{aligned} x(i_1, i_2) &= x(2i_1, 2i_2), \\ x(i_1, N-i_2-1) &= x(2i_1, 2i_2+1), \\ x(N-i_1-1, i_2) &= x(2i_1+1, 2i_2), \\ x(N-i_1-1, N-i_2-1) &= x(2i_1+1, 2i_2+1) \end{aligned} \quad i_1, i_2 = [0, N/2-1] \quad (2)$$

we obtain from the original input signal $x(n_1, n_2)$ the permuted input signals $x(n_1, n_2)$. Using the reordered input signal $x(n_1, n_2)$ and neglecting the post-scaling factors, Eqn. (1) of the 2-D DCT becomes

$$z(k_1, k_2) = \sum_{n_1=0}^{N-1} \sum_{n_2=0}^{N-1} x(n_1, n_2) \cos\left(\theta k_1 + \frac{2\pi k_1 n_1}{N}\right) \cos\left(\theta k_2 + \frac{2\pi k_2 n_2}{N}\right) \quad (3)$$

$$k_1, k_2, n_1, n_2 = [0, N-1], \quad \theta k = \frac{\pi k}{2N}.$$

From now on, we focus on the fast computation of $z(n_1, n_2)$ with the permuted input $x(n_1, n_2)$. First, we define an $N \times N$ 2-D complex DCT (2-D CCT) as

$$w(k_1, k_2) = \sum_{n_1=0}^{N-1} \sum_{n_2=0}^{N-1} x(n_1, n_2) W_N^{k_1 + k_1 n_1} W_N^{k_2 + k_2 n_2} \quad (4)$$

$$k_1, k_2, n_1, n_2 = [0, N-1], \quad W_N = \exp(-j\frac{2\pi}{N}).$$

The relationship between the 2-D DCT of Eqn. (3) and the 2-D CCT of Eqn. (4) is

$$z(k_1, k_2) = \frac{1}{2} (\text{Re}\{w(k_1, k_2)\} - \text{Im}\{w(N-k_1, k_2)\})$$

We consider two permuted 2-D signals $x_1(n_1, n_2)$, $x_2(n_1, n_2)$ and combine them into another 2-D complex signal $x(n_1, n_2) = x_1(n_1, n_2) + jx_2(n_1, n_2)$. The 2-D DCTs $z_1(k_1, k_2)$ and $z_2(k_1, k_2)$ for $x_1(n_1, n_2)$ and $x_2(n_1, n_2)$ respectively can be computed from the 2-D CCT $w(k_1, k_2)$ of the complex 2-D signal as follows:

$$z_1(k_1, k_2) = \frac{1}{4} \begin{pmatrix} \text{Re}\{w(k_1, k_2)\} - \text{Re}\{w(N-k_1, N-k_2)\} \\ -\text{Im}\{w(N-k_1, k_2)\} - \text{Im}\{w(k_1, N-k_2)\} \end{pmatrix} \quad (5)$$

$$z_2(k_1, k_2) = \frac{1}{4} \begin{pmatrix} -\text{Im}\{w(k_1, k_2)\} + \text{Im}\{w(N-k_1, N-k_2)\} \\ +\text{Re}\{w(N-k_1, k_2)\} + \text{Re}\{w(k_1, N-k_2)\} \end{pmatrix}$$

Thus we can compute the 2-D CCT of the complex composite signal $x_3(n_1, n_2) = x_1(n_1, n_2) + jx_2(n_1, n_2)$ and generate two 2-D DCTs $z_1(k_1, k_2)$ and $z_2(k_1, k_2)$ simultaneously using the post-processing operation characterized by Eqn. (5). In the following, we will focus on the fast computation of the 2-D CCT in Eqn. (4).

The 2-D CCT kernel operation could be split into sixteen parts, as shown in Tab. 1 where (\bullet) denotes $(N/2 \times N/2)$ for clarity reason. Each of the two time indices n_1 and n_2 is partitioned into the first and the second half parts, and each of the two frequency indices k_1 and k_2 is partitioned into the

$\hat{T}(N/2 \times N/2) \equiv RR(N/2 \times N/2)T(N/2 \times N/2)PP^T(N/2 \times N/2)$ which represents the 2-D CCT with input and output indices reordered. The three permuted diagonal matrices are defined as

$\hat{C}_j(N/2 \times N/2) = PP(N/2 \times N/2)C_j(N/2 \times N/2)PP^T(N/2 \times N/2)$ where $j=1,2,3$. Based on Eqn. (11), we may express the recursive formula for the 2-D $(N \times N)$ CCT as

$$\hat{Y} = \hat{T}(N \times N) \bar{X}$$

$$= \begin{bmatrix} \hat{T}(\bullet) \\ \hat{T}(\bullet) \\ \hat{T}(\bullet) \end{bmatrix} B(N \times N) \bar{X} \quad (12)$$

where

$$B(N \times N) = \begin{bmatrix} I(\bullet) & & & \\ & \hat{C}_1(\bullet) & & \\ & & \hat{C}_2(\bullet) & \\ & & & \hat{C}_3(\bullet) \end{bmatrix} \begin{bmatrix} BD(N \times N) & & & \\ & BB(N \times N) & & \\ & & BB(N \times N) & \\ & & & BB(N \times N) \end{bmatrix}$$

The $N^2 \times N^2$ matrix $B(N \times N) = BD(N \times N)BB(N \times N)$ looks like a radix-4 butterfly operation where $BD(N \times N)$ is a diagonal matrix and $BB(N \times N)$ is a band matrix with seven nonzero bands. In the next section, we will show that the operation of $BD(N \times N)$ can be mapped to a single multiplier while the operation of $BB(N \times N)$ can be realized by three adders only.

3. Systolic Architecture for 2-D CCT

We will use the example of the 4×4 2-D CCT to illustrate the mapping from the recursive algorithm of Eqn. (12) for the $N \times N$ 2-D CCT to the linear systolic architecture consisting of $\log_2 N$ stages. By applying the recursion of Eq. (12) two times, we could express the 2-D CCT of size 4×4 as:

$$\hat{Y} = \begin{bmatrix} B(2 \times 2) & & & \\ & B(2 \times 2) & & \\ & & B(2 \times 2) & \\ & & & B(2 \times 2) \end{bmatrix} \begin{bmatrix} B(4 \times 4) \bar{X} \\ \text{Stage 1} \\ \text{Stage 2} \end{bmatrix} \quad (13)$$

where the two butterfly operations are

$$B(4 \times 4) = \begin{bmatrix} I(2 \times 2) & & & \\ & \hat{C}_1(2 \times 2) & & \\ & & \hat{C}_2(2 \times 2) & \\ & & & \hat{C}_3(2 \times 2) \end{bmatrix} \begin{bmatrix} BD(4 \times 4) & & & \\ & BB(4 \times 4) & & \\ & & BB(4 \times 4) & \\ & & & BB(4 \times 4) \end{bmatrix} \quad (14)$$

$$B(2 \times 2) = \begin{bmatrix} I(1 \times 1) & & \\ & \hat{C}_1(1 \times 1) & \\ & & \hat{C}_2(1 \times 1) \\ & & & \hat{C}_3(1 \times 1) \end{bmatrix} \begin{bmatrix} BD(2 \times 2) & & \\ & BB(2 \times 2) & \\ & & BB(2 \times 2) \end{bmatrix}$$

The 7-band matrices of $BB(4 \times 4)$ and $BB(2 \times 2)$ contains elements of only 1, -1 or 0. Thus, no multiplier is required in the band-matrix-vector multiplication.

Let us consider the realization of the DG for the first stage of the 2-D 4×4 CCT. i.e. the multiplication of the 16×16 band matrix $BB(4 \times 4)$. As shown in Fig. 1, each of the three PEs, PE(1,1), PE(1,2), and PE(1,3), requires an additional multiplexer to select the direct input or the delayed input. The detailed operations for the control signals are included in Fig. 1. Due to the regularity (with period of 16 cycles), the control signal can be generated from the third and fourth bits of a counter.

The PE(1,0) needs the bit-inversion and the increment (the addition of the carry-in bit of one) when the control signal $C(1,0)$ is -1. We could postpone the increment to the next PE, i.e., PE(1,1), if PE(1,1) has control signal of 1, as marked by 1'.

However, when the control signals of both PE(1,0) and PE(1,1) are -1, the increment of PE(1,0) must be postponed further to PE(1,2) which is marked by $C(1,2)=1''''$. The control signal is also used to select either the left or the right input of the multiplexers. Since the control signal of 1 or -1 in each PE might imply different operations, we label them as 1, 1', 1'', 1''', or -1, -1'. The detailed operations of all the different control signals in each PE are included in Fig. 1.




Fig. 1: The architecture and the controlling operations of all PEs for stage 1 of the 2-D 4×4 CCT.

The architecture for the second stage of the 4×4 2-D CCT is shown in Fig. 2 which includes the detailed operations for the control signals. Again the different control signals of 1, 1', 1'', 1''', and -1, -1' mark the difference of carry-in bit and the selection of the multiplexer input. The control signals repeat every four cycles and thus can be generated from the two least significant bits of a counter.




Fig. 2: The architecture for stage 2 of the 2-D 4×4 CCT with the detailed operations for the control signals in each PE.

An overall architecture for the computation of the 4×4 2-D CCT is shown in Fig. 3 which includes two multipliers implementing the multiplication of $BD(4 \times 4)$ and $BD(2 \times 2)$ in Eqn. (14). In fact, we can save a lot of power by adding some control to the multipliers to bypass the input while the multiplied coefficients are 1, as can be observed in $BD(4 \times 4)$ and $BD(2 \times 2)$. The linear systolic architecture is easily scaleable for

computation of general $N \times N$ 2-D CCT. Fig. 4 shows the systolic architecture for the stage i ($i \neq \log_2 N$) except for the last stage which is the same as Fig. 3. In general only $3 \log_2 N$ complex adders and $\log_2 N$ complex multipliers are required for the computation of an $N \times N$ 2-D CCT.




Fig. 3: The overall systolic architecture for computation of the 4×4 2-D CCT.




Fig. 4: A general architecture for the i -th ($i \neq \log_2 N$) stage of an $N \times N$ 2-D CCT

We have demonstrated a novel architecture for computing the 2-D $N \times N$ CCT using only $3 \log_2 N$ complex adders and $\log_2 N$ complex multipliers. As mentioned in Sec. 2, two 2-D $N \times N$ DCTs can be generated simultaneously from the computed 2-D $N \times N$ CCT by appending a post-processing unit performing the simple post-addition in Eqn. (5). The computation complexity of our proposed 2-D DCT algorithm is low because we represent the 2-D DCT of size $N \times N$ into a 1-D DCT with size of N^2 , and exploit fully the fast recursive algorithm for the 1-D DCT problem.

The time index transformation in Eqn. (7), characterized by the permutation matrix $PP(N \times N)$, can be combined with the input reordering of Eqn. (2), and be implemented by an input addressing ROM for fetching input data signals of correct order. Similarly, we can merge the frequency index transform characterized by the permutation matrix $RR(N \times N)$ in Eqn. (8) with the output reordering in Eqn. (5), and furthermore with the zigzag operation when applied to the standard video compression. Thus, all the output reordering operation can be realized by an output addressing ROM for generating computation results of desired order.

Tab. 2 compares our 8×8 DCT architecture with a recently propose one in [3]. The architecture in [3] fetches 16 input

signals at a time, and generates 16 outputs simultaneous. Thus it requires a lot of input/output pins, making it difficult for VLSI implementation. Furthermore, the architecture contains a lot of global interconnection routing and several transpose memories for exchange of intermediate computing results. In contrast, our proposed method has very regular kernel architecture with local connection. It takes as input one complex word (two real words) and generates one complex word using arithmetic units of only 3 complex multipliers and 9 complex adders. The regularity and the reduced number of arithmetic operators in our architecture make it favorable in terms of hardware and power cost. Besides, due to the systolic structure, our architecture is easily pipelined and scalable to the 2-D DCT computation of any size without adding too much hardware cost.

| 8x8 DCT | Direct method [3] | Proposed method |
|-----------------------|---------------------|-----------------------|
| multipliers | 28 real multipliers | 2 complex multipliers |
| adders | 134 real adders | 9 complex adders |
| transpose memory | required | not required |
| # of pins for inputs | 16 words | 2 words |
| # of pins for outputs | 16 words | 2 words |
| throughput | 16 cycles/clock | 2 cycles/clock |
| structure regularity | not very regular | very regular |
| wiring | global | local |
| scalability | difficult | easy |

Tab. 2: Comparison of two 8×8 2-D DCT architectures.

4. Conclusion

This paper presents a new algorithm and the corresponding novel architecture for the computation of 2-D DCT. The algorithm converts the 2-D transform problem into the 1-D case, and utilizes the different time and frequency index partition methods to reduce the computation complexity. Furthermore, the common factors in the decomposed matrix during the algorithm derivation are factored out in order to save the number of multipliers. The derived linear systolic architecture is very regular and easily scalable to any order.

References:

- [1] N. I. Cho, I. D. Yun, and S. U. Lee, "On Regular Structure for the Fast 2-D DCT Algorithm", IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 40, NO. 4, pp. 259-266, Apr. 1993.
- [2] H. S. Hou, "A fast recursive algorithm for computing the discrete cosine transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-35, no. 10, pp. 1455-1461, Oct. 1987.
- [3] Y. P. Lee, T. H. Chen, L. G. Chen, M. J. Chen, and C. W. Ku, "A cost-effective architecture for 8×8 two-dimensional DCT/IDCT using direct method," IEEE Trans. Circuits and Systems for Video Technology, vol. 7, no. 3, pp. 459-467, June 1997.
- [4] A. Madiseti and A. N. Willson, "A 100 MHz 2-D 8×8 DCT/IDCT Processor for HDTV Applications", IEEE Trans. Circuits and Systems for Video Technology, Vol. 5, No. 4, pp. 158-165, Apr. 1995.
- [5] D. Stawecki and W. Li, "DCT/IDCT Processor Design for High Data Rate Image Coding", IEEE Trans. Circuits and Systems for Video Technology, Vol. 2, No. 6, pp. 135-146, June 1992.
- [6] S. Uramoto, et al., "A 100-MHz 2-D Discrete Cosine Transform Core Processor". IEEE Journal of Solid-State Circuits, Vol. 27, No. 4, pp. 492-498, Apr. 1992.