ALL THESE PROGRAMS ARE RELATED (at least somehow) TO DIADES AND FAST FPGA-BASED PROTOTYPING. THEY WILL BE AVAILABLE SOME DAY ON WWW. NOW THEY ARE IN VARIOUS DIRECTORIES AND COMPUTERS. IF YOU WILL BE NOT ABLE TO FIND THEM, SEND ME EMAIL.


OTHER PROGRAMS ARE NOT LISTED.

Last Update of this Page: November 12, 1997.

Links to papers and programs are not yet done. See POLO and my list of publications.

EXOR LOGIC AND DECISION DIAGRAMS. SUP OF PRODUCTS AND LOGIC WITH FEW LEVELS. MULTI-LEVEL LOGIC MINIMIZATION. FINITE STATE MACHINES. SYSTEM LEVEL DESIGN AND FAST PROTOTYPING. LAYOUT, FLOOR-PLANNING, DRAWINGS. LISP PROGRAMS FOR VARIOUS APPLICATIONS. IMAGE PROCESSIN. OTHER PROGRAMS.
--------------------
NON-SORTED:
Sarabi's OKFDD Minimizer. "Orthogonal and Nonorthogonal Expansions for Multi-Level Logic with Applications to FPGA Mapping," RMT backdraw bdd2X bdd2backdraw blif2vst cell_map cterm espresso flash hint jedi misII nova romdd2X sis sred stamina vst2blif xsis
--------------------

EXOR LOGIC, SPECTRAL AND RELATED.

EXOR LOGIC, SPECTRAL AND RELATED.

  • AUTHOR: Choon K. Kim,
  • PROGRAM'S NAME:
  • PROGRAM: Floor Planning for Diades
  • LANGUAGE: Fortran
  • NAME:
  • LOCATION:
  • YEAR OF CREATION: 1984
  • MANUAL:
  • PAPER: Ph.D. Thesis. "Research on an Automated Chip Floor Planning System",



OTHER PROGRAMS.

  • AUTHOR: Nee-Hua Cho,
  • PROGRAM:
  • LANGUAGE: Visual Basic
  • NAME:
  • LOCATION:
  • YEAR OF CREATION: 1995
  • MANUAL:
  • PAPER: M.S. Thesis: "Visualization Kit to Develop DSP and Image Processing Algorithms".



  • AUTHOR: Marek Urbanski, Krystian Rudo, Marek Perkowski
  • PROGRAM'S NAME:
  • PROGRAM: Drawing figures of logic networks.
  • LANGUAGE: Fortran, modified to C
  • NAME:
  • LOCATION:
  • YEAR OF CREATION: 1974-85
  • MANUAL:
  • PAPER:



SYSTEM LEVEL DESIGN AND FAST PROTOTYPING.

  • AUTHOR: Karthikeyan Palanisamy,
  • PROGRAM: Interface between Diades and Mentor tools.
  • LANGUAGE: C
  • NAME:
  • LOCATION:
  • YEAR OF CREATION: 1994
  • MANUAL:
  • PAPER: M.S. Thesis: "High Level Preprocessor for a VHDL-based Design System." October 27, 1994.