



# ECE 416/516 IC Technologies Lecture 1: Introduction

Professor James E. Morris  
Spring 2012



## Chapter 1

### An Introduction to Microelectronic Fabrication





Fabrication Engineering at the  
Micro- and Nanoscale

Campbell



Copyright © 2009 by Oxford University Press, Inc.

## INTRODUCTION

This course is basically about silicon chip fabrication,  
the technologies used to manufacture ICs.




- 1960 and 1990 integrated circuits.
- Progress due to: Feature size reduction -  $0.7X/3$  years (Moore's Law).  
Increasing chip size -  $\approx 16\%$  per year.  
"Creativity" in implementing functions.



Year of Production	1998	2000	2002	2004	2007	2010	2013	2016	2018
Technology Node (half pitch)	250 nm	180 nm	130 nm	90 nm	65 nm	45 nm	32 nm	22 nm	18 nm
MPU Printed Gate Length		100 nm	70 nm	53 nm	35 nm	25 nm	18 nm	13 nm	10 nm
DRAM Bits/Chip (Sampling)	256M	512M	1G	4G	16G	32G	64G	128G	128G
MPU Transistors/Chip (x10 <sup>9</sup> )				550	1100	2200	4400	8800	14,000
Min Supply Voltage (volts)	1.8-2.5	1.5-1.8	1.2-1.5	0.9-1.2	0.8-1.1	0.7-1.0	0.6-0.9	0.5-0.8	0.5-0.7

ITRS at <http://public.itrs.net/> (2003 version + 2004 update).



- Assumes CMOS technology dominates over entire roadmap.
- 2 year cycle moving to 3 years (scaling + innovation now required).




- 1990 IBM demo of Å scale "lithography".
- Technology appears to be capable of making structures much smaller than currently known device limits.

7

### Historical Perspective







- Invention of the bipolar transistor - 1947, Bell Labs.
- Shockley's "creative failure" methodology




- Grown junction transistor technology of the 1950s

8








### Computer Simulation Tools (TCAD)

•Most of the basic technologies in silicon chip manufacturing can now be simulated.

Simulation is now used for:

- Designing new processes and devices.
- Exploring the limits of semiconductor devices and technology (R&D).
- “Centering” manufacturing processes.
- Solving manufacturing problems (what-if?)



### Challenges For The Future

- Having a “roadmap” suggests that the future is well defined and there are few challenges to making it happen.
- The truth is that there are enormous technical hurdles to actually achieving the forecasts of the roadmap. Scaling is no longer enough.
- 3 stages for future development:

“Technology Performance Boosters”

**Materials/process innovations NOW**

Invention

**Device innovations IN 5-15 YEARS**



• Spin-based devices  
• Molecular devices  
• Rapid single flux quantum  
• Quantum cellular automata  
• Resonant tunneling devices  
• Single electron devices



???

**Beyond Si CMOS IN 15 YEARS??**

16











## CMOS TECHNOLOGY

- We will describe a modern CMOS process flow.
- In the simplest CMOS technologies, we need to realize simply NMOS and PMOS transistors for circuits like those illustrated below.
- Typical CMOS technologies in manufacturing today add additional steps to implement multiple device  $V_{TH}$ , TFT devices for loads in SRAMs, capacitors for DRAMs etc.
- Process described here requires 16 masks (through metal 2) and > 100 process steps.
- There are many possible variations on the process flow described here



21





The diagram illustrates the initial stages of the LOCOS process. The top part shows a cross-section of a silicon substrate with a thin layer of silicon dioxide and a layer of polysilicon. A yellow box highlights a region where field oxide is grown. Below this, a yellow mask is applied, and Boron is implanted into the silicon substrate. The substrate is labeled 'P' for p-type.

Last stage is shown here

- Field oxide is grown using a LOCOS process. Typically 90 min @ 1000 °C in H<sub>2</sub>O grows ≈ 0.5 μm.
- Mask #2 blocks a B<sup>+</sup> implant to form the wells for the NMOS devices. Typically 10<sup>13</sup> cm<sup>-2</sup> @ 150-200 KeV.

25

The diagram illustrates the final stages of the LOCOS process. The top part shows a cross-section of a silicon substrate with a thin layer of silicon dioxide and a layer of polysilicon. A yellow mask is applied, and Phosphorus is implanted into the silicon substrate. The substrate is labeled 'P' for p-type. Below this, a high temperature drive-in is performed to form the final wells.

- Mask #3 blocks a P<sup>+</sup> implant to form the wells for the PMOS devices. Typically 10<sup>13</sup> cm<sup>-2</sup> @ 300+ KeV.
- A high temperature drive-in produces the "final" well depths and repairs implant damage. Typically 4-6 hours @ 1000 °C - 1100 °C or equivalent Dt.

26

**• Mask #4 is used to mask the PMOS devices. A  $V_{TH}$  adjust implant is done on the NMOS devices, typically a  $1-5 \times 10^{12} \text{ cm}^{-2} \text{ B}^+$  implant @ 50 - 75 KeV.**

**• Mask #5 is used to mask the NMOS devices. A  $V_{TH}$  adjust implant is done on the PMOS devices, typically  $1-5 \times 10^{12} \text{ cm}^{-2} \text{ As}^+$  implant @ 75 - 100 KeV.**

27

**• The thin oxide over the active regions is stripped and a new gate oxide grown, typically 3 - 5 nm, which could be grown in 0.5 - 1 hrs @ 800 °C in  $\text{O}_2$ .**

**• Polysilicon is deposited by LPCVD ( $\approx 0.5 \mu\text{m}$ ). An unmasked  $\text{P}^+$  or  $\text{As}^+$  implant dopes the poly (typically  $5 \times 10^{15} \text{ cm}^{-2}$ ).**

28

• Mask #6 is used to protect the MOS gates. The poly is plasma etched using an anisotropic etch.

29

• Mask #7 protects the PMOS devices. A P<sup>+</sup> implant forms the LDD regions in the NMOS devices (typically  $5 \times 10^{13} \text{ cm}^{-2}$  @ 50 KeV).

• Mask #8 protects the NMOS devices. A B<sup>+</sup> implant forms the LDD regions in the PMOS devices (typically  $5 \times 10^{13} \text{ cm}^{-2}$  @ 50 KeV).

30

• Conformal layer of  $\text{SiO}_2$  is deposited (typically  $0.5 \mu\text{m}$ ).

• Anisotropic etching leaves “sidewall spacers” along the edges of the poly gates.

31

• Mask #9 protects the PMOS devices, An  $\text{As}^+$  implant forms the NMOS source and drain regions (typically  $2\text{-}4 \times 10^{15} \text{ cm}^{-2}$  @ 75 KeV).

• Mask #10 protects the NMOS devices, A  $\text{B}^+$  implant forms the PMOS source and drain regions (typically  $1\text{-}3 \times 10^{15} \text{ cm}^{-2}$  @ 50 KeV).

32




- A final high temperature anneal drives-in the junctions and repairs implant damage (typically 30 min @ 900°C or 1 min RTA @ 1000°C).
- An unmasked oxide etch allows contacts to Si and poly regions.

33


- Ti is deposited by sputtering (typically 100 nm).
- The Ti is reacted in an N<sub>2</sub> ambient, forming TiSi<sub>2</sub> and TiN (typically 1 min @ 600 - 700 °C).

34



• Mask #11 is used to etch the TiN, forming local interconnects.

35



• A conformal layer of  $\text{SiO}_2$  is deposited by LPCVD (typically  $1\ \mu\text{m}$ ).

• CMP is used to planarize the wafer surface.

36

• Mask #12 is used to define the contact holes. The  $\text{SiO}_2$  is etched.


• A thin TiN barrier layer is deposited by sputtering (typically a few tens of nm), followed by W CVD deposition.

37

• CMP is used to planarize the wafer surface, completing the damascene process.

• Al is deposited on the wafer by sputtering. Mask #13 is used to pattern the Al and plasma etching is used to etch it.

38



• Intermetal dielectric and second level metal are deposited and defined in the same way as level #1. Mask #14 is used to define contact vias and Mask #15 is used to define metal 2. A final passivation layer of  $\text{Si}_3\text{N}_4$  is deposited by PECVD and patterned with Mask #16.

• This completes the CMOS structure.

39

### Summary of Key ideas

- This chapter serves as an introduction to CMOS technology.
- It provides a perspective on how individual technologies like oxidation and ion implantation are actually used.
- There are many variations on CMOS process flows used in industry.
- The process described here is intended to be representative, although it is simplified compared to many current process flows.
- Fabrication involves the repeated application of the same basic processes: oxidation, diffusion, ion implantation, lithography, etching, PVD/CVD, annealing, etc.
- Perhaps the most important point is that while individual process steps like oxidation and ion implantation are usually studied as isolated technologies, their actual use is complicated by the fact that IC manufacturing consists of many sequential steps, each of which must integrate together to make the whole process flow work in manufacturing. Subsequent process steps, especially at high temperatures, may change the properties of what has been done before.