Design of 3D-Specific Systems

Paul Franzon

North Carolina State University


Raleigh, NC

paulf@ncsu.edu

919.515.7351

IEEE CPMT Society

History of Integration




History of Integration




Outline

Overview of the Vectors in 3D Product Design




- Short term find the low-hanging fruit
- Medium term Logic on logic, memory on logic
- Long term Extreme Scaling; Heterogeneous integration; Miniaturization
- Overcoming Barriers to Employment

Future 3DIC Product Space



3DIC Technology Set




Bulk Silicon TSVs and bumps (25 - 40 μm pitch)

Face to face microbumps (1 - 30 μm pitch)


Tezzaron,

C_{TSV} ~ 30 fF




... 3DIC Technology Set

TSVs in an SOI process




MIT Lincoln Labs




Value Propositions

Fundamentally, 3DIC permits:

- Shorter wires
 - consuming less power, and costing less
 - The memory interface is the biggest source of large wire bundles
- Heterogeneous integration
 - Each layer is different!
 - Giving fundamental performance and cost advantages, particularly if high interconnectivity is advantageous
- Consolidated "super chips"
 - Reducing packaging overhead
 - Enabling integrated microsystems





Buffer chips Register

3D-TSV Module

Buffered DIMM

The Demand for Memory Bandwidth

Computing

MULTICORE AND REVERSE SCALING

Future microprocessors and off-chip SOP interconnect Hofstee, H.P.;


Advanced Packaging, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on] Volume 27, Issue 2, May 2004 Page(s):301 - 303

	2004	Multi-core	Reverse	Reverse
	Baseline	Approach	scaling	scanng
Frequency	4 GHz	8 GHz	8 GHz	4GHz
No. of Cores	1 Core	4 Cores	16 Cores	16 Cores
Core rel. IPC	1	1	0.5	1
Total Flops	32 GFlops	256 GFlops	512 GFlops	512 GFlops
Supply	1.2V	1.0V	1.0V	1.0V
Power	84W	233W	233W	117-163W
Bandwidth	32GB/s	256GB/s	512GB/s	512GB/s
requirement				

Similar demands in Networking and Graphics

Ideal: 1 TB / 1 TBps memory stack

Memory on Logic




12

Mobile Graphics




- Problem: Want more graphics capacity but total power is constrained
- Solution: Trade power in memory interface with power to spend on computation




Dark Silicon

- Performance per unit power
 - Systems increasingly limited by power consumption, not number of transistors
 - → "Dark Silicon": Most of the chip will be OFF to meet thermal limits



Energy per Operation



4.8 nJ/word 128 pJ/word 400 pJ/cycle 200 pJ/op 38 pJ/Op 1.9 nJ/Word 128 pJ/Word 512 pJ/Word 300 pJ/Word 45 pJ/Word 7 pJ/Word 7 pJ/Word 2 pJ/Word

(64 bit words)


Synthetic Aperture Radar Processor					
 Built FFT in Lincoln Labs 3D Process One Big Memory Memory PE 0 PE 1 PE 2 PE 3 PE 3 					
Metric	Undivided	Divided	%		
Bandwidth (GBps)	13.4	128.4	+854.9		
Energy Per Write(pJ)	14.48	6.142	-57.6		
Energy Per Read (pJ)	68.205	26.718	-60.8		
Memory Pins (#)	150	2272	+1414.7		
Total Area (mm ²)	23.4	26.7	+16.8%		

Thor Thorolfsson


3D FFT Floorplan

- All communications is vertical
- Support multiple small memories
 WITHOUT an interconnect penalty
 AND Gives 60% memory power savings






2DIC vs. 3DIC Implementation








Metric	2D	3D	Change
Total Area (mm ²)	31.36	23.4	-25.3%
Total Wire Length (m)	19.107	8.238	-56.9%
Max Speed (Mhz)	63.7	79.4	+24.6%
Power @ 63.7MHz (mW)	340.0	324.9	-4.4%
FFT Logic Energy (µJ)	3.552	3.366	-5.2%


Thor Thorolfsson

Increasing the Return

1. 3D specific architectures

				the second se	
	Mem34O	Mem18O	Mem17O		
	Mem34E	Mem18E	Mem17E	and a second	
Processing	Mem33E	Mem33O	Mem65O	Processing Element 6	Processing Element 7
Element 3	Element 3 Mem40O	Mem36O	Mem65E		
	Mem40E	Mem36E	Mem66O	Ree X	a mage
ROM2 ROM3		Controllor	Mem66E	ROM6 ROM7	
ROM0 ROM1		Mem129O Controller		ROM4 ROM5	
	Mem129E	Mem24O	Mem20O	Service 1. Service	
	Mem130O	Mem24E	Mem20E		
Processing	Mem130E	Mem132E	Mem1320	Processing	Processing
Element 1	Mem136O	Mem72O	Mem68O	Element 4	Element 5
Acres 10	Mem136E	Mem72E	Mem68E	No want	Acres 1
	Element 3 ROM3 ROM1	Processing Element 3 Processing Element 1 Mem102 Mem1292 Mem1300 Mem1360	ROM3 ROM1 Processing Element 3 ROM3 ROM1 Processing Processing Processing Element 1 ROM1 ROM1 ROM1 ROM1 ROM1 ROM1 ROM1 ROM	Processing Element 3 Mem34E Mem18E Mem130 Mem330 Mem500 Mem340 Mem380 Mem660 Mem140 Mem380 Mem660 Mem120 Cortroller Mem66 Mem120 Cortroller Mem68 Mem130 Mem120 Mem120 Mem130 Mem120 Mem1320 Mem130 Mem130 Mem1320 Mem1300	Processing Element3 Mem34E Mem18E Mem17E Mem33E Mem300 Mem650 Mem600 Mem660 Processing Element3 Mem129E Mem600 Processing Mem129E Mem240 Mem600 Processing Processing Element1 Mem1300 Mem24E Mem200 Mem1300 Mem1320 Mem1320 Processing Element4





3D Miniaturization


Miniature Sensors


- mm³ scale Human Implantable (with Jan Rabaey, UC(B))
- cm³ scale Food Safety & Agriculture (with KP Sandeep, NCSU)


Problems:

- Power harvesting @ any angle (mm-scale)
- Local power management (cm scale)

Peter Gadfort, Akalu Lentiro, Steve Lipa








"True" 3D Integration

Orientation of mm-scale sensor will be random

- Building antenna "through" 3DIC chip stack on edge will be very lossy
- Need power harvesting on all 3 sides
- **O Developed packaging integration flow to achieve this**





Mid-term Barriers to Deployment

Barrier	Solutions
Thermal	Early System Codesign of floorplan and thermal evaluation
	DRAM thermal isolation
Test	Specialized test port & test flow
Codesign	"Pathfinding" in SystemC
	CAD Interchange Standards
Cost & Yield	Supporting low manufacturing cost through design

Technologies for Thermal Isolation

- Introduce thermal isolation material between CPU and DRAM
- Use inductive coupling for communications






Pathfinder 3D:

Goals:

• Electronic System Level (ESL) codesign for fast investigation of performance, logic, power delivery, and thermal tradeoffs

- Focus to date: Thermal/speed tradeoffs static and transient
- Test case : Stacking of Heterogeneous Cores



Long-term Barriers to Deployment


Barrier	Solutions
Thermal & Power Deliver	3D specific temperature management
	New structures and architectures for power delivery
Test & Yield management	Modular, scalable test and repair
Co-implementation	Support for Modularity and Scalability
Cost & Yield	Supporting low manufacturing cost through design

3D Specific Interface IP

Proposal:

Open Source IP for 3D and 2.5D interfaces

An interface specification that supports signaling, timing, power delivery, and thermal control within a 3D chip-stack, 2.5D (interposer) structure and SIP solutions



(Proc. 3DIC 2011)

Conclusions

- Three dimensional integration offers potential to
 - Deliver memory bandwidth power-effectively;
 - Improve system power efficiency through 3D optimized codesign
 - Enable new products through aggressive Heterogeneous Integration

Main challenges in 3D integration (from design perspective)

- Effective early codesign to realize these advantages in workable solutions
- Managing cost and yield, including test and test escape
- Managing thermal, power and signal integrity while achieving performance goals
- Scaling and interface scaling

Acknowledgements



Faculty: William Rhett Davis, Michael B. Steer, Eric Rotenberg, Professionals: Steven Lipa, Neil DiSpigna, Students: Hua Hao, Samson Melamed, Peter Gadfort, Akalu Lentiro, Shivam Priyadarshi, Christopher Mineo, Julie Oh, Won Ha Choi, Zhou Yang, Ambirish Sule, Gary Charles, Thor Thorolfsson, Department of Electrical and Computer Engineering NC State University