


ECE321 ELECTRONICS I

FALL 2006

PROFESSOR JAMES E. MORRIS

Lecture 1
25th September, 2006



PowerPoint Overheads for
Sedra/Smith
Microelectronic Circuits 5/e

©2004 Oxford University Press.

Oxford University Press

Oxford New York
Auckland Bangkok Buenos Aires Cape Town Chennai
Dar es Salaam Delhi Hong Kong Istanbul Karachi Kolkata
Kuala Lumpur Madrid Melbourne Mexico City Mumbai Nairobi
São Paulo Shanghai Taipei Tokyo Toronto

Copyright © 2004 by Oxford University Press, Inc.

Published by Oxford University Press, Inc.
198 Madison Avenue, New York, New York 10016
www.oup.com

Oxford is a registered trademark of Oxford University Press


All rights reserved. No part of this publication may be reproduced,
stored in a retrieval system, or transmitted, in any form or by any means,
electronic, mechanical, photocopying, recording, or otherwise,
without the prior permission of Oxford University Press.

ISBN 0-19-517267-1

Printing number: 9 8 7 6 5 4 3 2 1

Printed in the United States of America

3



CHAPTER 1

Introduction to Electronics

1.1 Signals / 1.2 Spectrum / 1.3 Analog & Digital

1.4 Amplifiers / 1.5 Amplifier Models

1.6 Amplifier Frequency Response

1.7 Logic Inverters / (1.8 SPICE)

4




Figure 1.1 Two alternative representations of a signal source: (a) the Thévenin form, and (b) the Norton form.




Figure 1.2 An arbitrary voltage signal $v_s(t)$.




Figure 1.3 Sine-wave voltage signal of amplitude V_a and frequency $f = 1/T$ Hz. The angular frequency $\omega = 2\pi f$ rad/s.




Figure 1.4 A symmetrical square-wave signal of amplitude V .






Figure 1.9 Block-diagram representation of the analog-to-digital converter (ADC).







(a)



(b)

Figure 1.10 (a) Circuit symbol for amplifier. (b) An amplifier with a common terminal (ground) between the input and output ports.








Figure 1.15 A sketch of the transfer characteristic of the amplifier of Example 1.2. Note that this amplifier is inverting (i.e., with a gain that is negative).










Figure 1.16 Symbol convention employed throughout the book.










Figure 1.20 Measuring the frequency response of a linear amplifier. At the test frequency ν , the amplifier gain is characterized by its magnitude (V_o/V_i) and phase f .




Figure 1.21 Typical magnitude response of an amplifier. $|T(\nu)|$ is the magnitude of the amplifier transfer function—that is, the ratio of the output $V_o(\nu)$ to the input $V_i(\nu)$.




Figure 1.22 Two examples of STC networks: (a) a low-pass network and (b) a high-pass network.





Figure 1.23 (a) Magnitude and (b) phase response of STC networks of the low-pass type.




Figure 1.24 (a) Magnitude and (b) phase response of STC networks of the high-pass type.




Figure 1.25 Circuit for Example 1.5.




Figure 1.27 Use of a capacitor to couple amplifier stages.




Figure 1.26 Frequency response for (a) a capacitively coupled amplifier, (b) a direct-coupled amplifier, and (c) a tuned or bandpass amplifier.




Figure E1.23




Figure 1.28 A logic inverter operating from a dc supply V_{DD} .




Figure 1.29 Voltage transfer characteristic of an inverter. The VTC is approximated by three straightline segments. Note the four parameters of the VTC (V_{OH} , V_{OL} , V_{IL} , and V_{IH}) and their use in determining the noise margins (NM_H and NM_L).






Figure 1.30 The VTC of an ideal inverter.






Figure 1.33 Another inverter implementation utilizing a double-throw switch to steer the constant current I_{EE} to R_{C1} (when v_i is high) or R_{C2} (when v_i is low). This is the basis of the emitter-coupled logic (ECL) studied in Chapters 7 and 11.




Figure 1.34 Example 1.6: (a) The inverter circuit after the switch opens (i.e., for $t \geq 0+$). (b) Waveforms of v_i and v_o . Observe that the switch is assumed to operate instantaneously. v_o rises exponentially, starting at V_{OL} and heading toward V_{OH} .




Figure 1.35 Definitions of propagation delays and transition times of the logic inverter.