

# **ECE321 ELECTRONICS I**

## **FALL 2006**

**PROFESSOR JAMES E. MORRIS**

**Lecture 4**  
**5<sup>th</sup> October, 2006**

## CHAPTER 2

# Operational Amplifiers (Real)

## 2.7 DC Imperfections

{ Offset voltage/current  
Bias current

## 2.8 Integration & Differentiation

## 2.9 SPICE

← OpAmp models

# Offset Voltage

1. Origins
2. Typically  $\pm mV$
3. Temperature dependence ( $\frac{\mu V}{^{\circ}C}$ )
4. SC input  $\rightarrow$  Output voltage
5. May saturate
6. Represent by  $V_{OS}$ .  
(conventionally in  $V^+$  input lead)
7. Can zero out the output voltage by adding an input source, opposite to effective  $V_{OS}$





Figure 2.28 Circuit model for an op amp with input offset voltage  $V_{OS}$ .

Ex. 2.23 Sketch  $V_o$  vs  $V_{Id}$  for  $A_o = 10^4$ ,  $V_{OS} = \pm 5mV$ ,  $V_{SAT} = \pm 10V$

Ex 2.23



To offset  $V_{os} = 5\text{mV}$ , need  $V_{Id} = -5\text{mV}$ . Then  $V_o = 0$

Gain  
 $10^4 \text{V/V}$   
i.e.  $10\text{V/mV}$






Figure E2.23 Transfer characteristic of an op amp with  $V_{os} = 5\text{mV}$ .

# Effect of $V_{OS}$ on OpAmp Circuits


Superposition : Could consider  $V_{OS}$  and  $V_I$  separately.  
Only interested in  $V_{OS}$  here, so set  $V_I = 0$



This circuit  
(covers both)  $\rightarrow$



Non-Inv:



For high gain,  $V_O$  may sat.


Or say  $R_2 = 100R_1$ ,  $V_{OS} \sim 10\text{mV}$

DC  $V_O = 1.001V$ , and ac signal (or dc variation) about this average/dc value.

May limit signal swing

Figure 2.29 Evaluating the output dc offset voltage due to  $V_{OS}$  in a closed-loop amplifier.


$V_O$  due to  $V_{OS}$



## Solution #1 : Offset null terminals

Pot connects to internal circuitry

Draws zero current at midpoint, or "balancing" current from one side or the other of the internal opamp circuitry.



Manually zero out! (Not good for low cost mass production)

Even at room temperature balance, thermal effects

Figure 2.30 The output dc offset voltage of an op amp can be trimmed to zero by connecting a potentiometer to the two offset-nulling terminals. The wiper of the potentiometer is connected to the negative supply of the op amp.

renew offset at other temperatures.

Ex 2.24. Inv amp<sup>r</sup>, gain = 1000

$$V_{OS} = 3\text{mV} \quad V_{SAT} = \pm 10\text{V}$$

(a) Find peak sinewave without clipping

$$V_{OS} \rightarrow V_o = -1000 \times 3\text{mV} = -3\text{v} \quad \therefore \text{Min "distance" to } \pm 10\text{v} = 7\text{v}$$

$$\therefore \text{Max input } V_m = 7\text{v}/1000 = 7\text{mV}$$

(b)  $V_{OS}$  nulled out at room temperature (RT) i.e.  $25^\circ\text{C}$

(i) Max input at RT?  $10\text{v}/1000 = 10\text{mV}$

(ii) Max input for  $0-75^\circ\text{C}$  temperature variations  
if  $V_{OS}$  temp. coeff. =  $10\mu\text{V}/^\circ\text{C}$

$$\text{Max } \Delta T = 75-25 = 50^\circ\text{C} \quad \therefore \Delta V_{OS} = 10 \times 10^{-6} \text{V}/^\circ\text{C} \times 50^\circ\text{C} \\ = 500\mu\text{V} = 0.5\text{mV}$$


$$\therefore V_o \text{ at } 75^\circ\text{C} = 0.5\text{mV} \times 1000 = 0.5\text{v}$$

$$\therefore \text{Max input } V_m = 9.5\text{mV} \quad (9.5\text{v}/1000)$$

## Solution #2

Capacitor coupling: See ckt.


Only for ac signals  $V_i$   
above the 3dB frequency  
 $f_L = \frac{1}{2\pi R_1 C}$



Blocks dc,  $X_C \rightarrow \infty$  as  $f \rightarrow 0$   
 $\therefore$  DC gain  $\rightarrow 0$

So —

For dc, replace C by  
open circuit (OC)  
So  $R_1$  has no dc current.



This circuit is now  
clearly a Voltage Follower  
(no current in  $R_2$ )

$$\therefore V_o = V_{os}$$

Figure 2.31 (a) A capacitively coupled inverting amplifier, and (b) the equivalent circuit for determining its dc output offset voltage  $V_o$ .

Capac coupling  $\rightarrow$  Eliminates the amplification of  
dc  $V_{os}$ .

Ex 2.25 Circuit as for Ex 2.24. (Gain = -1000  
but now capacitively couple.  $V_{OS} = 3mV$ )

(a)  $V_0 = 3mV$ ,  $\therefore$  Output swing to sat = 9.997v  
 $\therefore$  Max input  $V_m = 9.997mV \approx 10mV$   
 (So no need for offset trimming)

(b)  $R_1 = 1K\Omega$   $R_2 = 1M\Omega$ , find  $C_1$  for gain > 57dB  
 down to 100Hz  
 i.e. 3dB point at 100Hz (60dB for  $f \gg 100Hz$ )

$$f_L = \frac{1}{2\pi R_1 C_1} \quad \therefore C_1 = \frac{1}{2\pi f_L R_1} = \frac{1}{2\pi 100 10^3}$$


$$\approx 1.6\mu F$$

# Input Bias & Offset Currents

BJT OpAmps draw input bias currents, i.e. DC.  
(Not related to  $V_I$  signal magnitudes)

MOSFET OpAmps draw much less.

Represent by  
 $I_{B1}, I_{B2}$   $\nearrow$



Define: Bias  $I_B = \frac{I_{B1} + I_{B2}}{2}$

Offset  $I_{os} = |I_{B1} - I_{B2}|$

In general  
 $I_{B1} \neq I_{B2}$   
(internal component differences)

Typical values (BJT)


$$I_B \sim 100\text{nA}$$
$$I_{os} \sim 10\text{nA}$$

Figure 2.32 The op-amp input bias currents represented by two current sources  $I_{B1}$  and  $I_{B2}$ .

Superposition: Consider  $I_B$  &  $I_{os}$  separately.

## Effect of $I_B$

$$\left. \begin{array}{l} V^- = V^+ = 0V \\ \text{so } I_{R1} = 0A \end{array} \right\} \therefore I_{R2} = I_{B1} \quad \& \quad V_o = I_{B1} R_2 \approx I_B R_2$$



Keeping  $V_o$  down may limit  $R_2$  and hence limits gain for specified (non-inv)  $R_m = R_1$ .

Figure 2.33 Analysis of the closed-loop amplifier, taking into account the input bias currents.

# Solution

Add  $R_3$

$$\begin{aligned} \textcircled{3} \quad V^+ &= V^- = -I_{B2}R_3 \\ \textcircled{4} \quad \therefore I_{R_1} &= \frac{I_{B2}R_3}{R_1} \end{aligned}$$

Diagram illustrating the circuit analysis. The circuit consists of a differential pair with transistors having currents  $I_{B1}$  and  $I_{B2}$ . The output voltage  $V_0$  is measured across resistor  $R_2$ . A feedback path is formed by resistor  $R_3$  connecting the bases of the transistors. The input voltages are  $V^+$  and  $V^-$ .

$$\textcircled{5} \quad \therefore I_{R_2} = I_{B1} - I_{B2} \frac{R_3}{R_1}$$

$$\textcircled{6} \quad \therefore V_0 = V^- + I_{R_2}R_2$$

$$\text{i.e. } V_0 = -I_{B2}R_3 + R_2 \left( I_{B1} - I_{B2} \frac{R_3}{R_1} \right)$$

$$= I_{B1}R_2 - I_{B2}R_3 \left( 1 + \frac{R_2}{R_1} \right)$$

Figure 2.34 Reducing the effect of the input bias currents by introducing a resistor  $R_3$ .

**Bias Current:** Assume  $I_{B1} = I_{B2} = I_B$ , then  $V_0 \rightarrow 0$  if  $R_2 = R_3 \left( 1 + \frac{R_2}{R_1} \right)$   
 i.e. if  $R_3 = \frac{R_1R_2}{R_1 + R_2} = R_1 // R_2$

Offset Current: Check the effect of  $R_3$  on  $I_{os}$

Previous result:  $V_o = I_{B1}R_2 - I_{B2}R_3 \left(1 + \frac{R_2}{R_1}\right)$

Set  $I_{B1} = I_B + I_{os}/2$

$I_{B2} = I_B - I_{os}/2$

$$\begin{aligned} V_o &= (I_B + I_{os}/2)R_2 - (I_B - I_{os}/2)R_3 \left(1 + \frac{R_2}{R_1}\right) \\ &= (I_B + I_{os}/2)R_2 - (I_B - I_{os}/2) \frac{R_1 R_2}{R_1 + R_2} \cdot \frac{R_1 + R_2}{R_1} \\ &= (I_B R_2 - I_B R_2) + \frac{I_{os}}{2} (R_2 + R_2) \\ &= I_{os} R_2 \end{aligned}$$

Note: Must make  $R_3$  in the "+" input lead equal to the DC resistance seen at the "-" input lead, i.e.  $R_1 \parallel R_2$  above

BUT  $R_3 = R_2$  here, because DC impedance of  $R_1$  & C  $\rightarrow \infty$ .






Figure 2.35 In an ac-coupled amplifier the dc resistance seen by the inverting terminal is  $R_2$ ; hence  $R_3$  is chosen equal to  $R_2$ .

Also: Always need a DC path to ground.

If AC couple  $v_I$  to  $v_+$  through  $C_2$ ,  
then need  $R_3$  as shown to avoid  
 $C_2$  charging



without  $R_3$



$I_{B2}$  charges  $C_2$ ,  $v^+$  rises  
as  $\frac{dv^+}{dt} = -I_{B2}/C_2$   
& output saturates.

Figure 2.36 Illustrating the need for a continuous dc path for each of the op-amp input terminals. Specifically, note that the amplifier will *not* work without resistor  $R_3$ .

Ex. 2.26 Inv amp:  $\rightarrow$  opamp &  $R_1 = 10\text{ k}\Omega$ ,  $R_2 = 1\text{ M}\Omega$

$$I_B = 100\text{nA} \quad I_{os} = 10\text{nA}$$

$$V_o = I_{B1} R_2 = \left( I_B + \frac{I_{os}}{2} \right) R_2 = 105\text{nA} \times 1\text{M}\Omega = 0.105\text{V}$$

Note: Text uses the }  
approx value  $I_B$

Actually, sign of  $I_{os}$  is  
not determined, so result  
COULD be  $0.095\text{V}$

for  $I_B - I_{os}/2$ , so  $0.1\text{V}$   
might be the better answer.  
( $0.105\text{V}$  is the MAX  $V_o$ !)

So need  $R_3 = 10\text{k} \parallel 1\text{M} = \frac{1 \times 100}{1 + 100} 10\text{k} = 9.9\text{k}$  (use  $10\text{k}$ )

Then  $V_o = I_{os} R_2 = 0.01\text{V}$

## Example 2.6

$$\frac{V_o}{V_i} = -\frac{1}{Y_Z Z_1} = \frac{-1}{R_1(1/R_2 + sC_2)} = \frac{-R_2/R_1}{1 + sR_2C_2}$$





Figure 2.38 Circuit for Example 2.6.

# Integration & Differentiation


$$\frac{V_o}{V_i} = -\frac{Z_2}{Z_1}$$



We are now looking at the time domain responses, having considered the frequency domain. Compare STC R-C circuits, frequency and time responses.


Figure 2.37 The inverting configuration with general impedances in the feedback and the feed-in paths.

# Inverting (Miller) Integrator



$$\therefore v_o(t) = -\frac{1}{RC} \int_0^t v_I(t') dt'$$

$$\frac{V_o}{V_i} = -\frac{1}{RC} \int_0^t v_I(t') dt' + \text{Initial condition at } t=0$$



$$\begin{aligned}\frac{V_o}{V_i} &= -\frac{1/SC}{R} \\ &= -\frac{1}{SRC}\end{aligned}$$

Frequency response  
 $\phi = \tan^{-1} \frac{WRC}{\omega} = 90^\circ$





Figure 2.39 (a) The Miller or inverting integrator. (b) Frequency response of the integrator.

Miller integrator → See also Miller's theorem.  
 Relates to negative (capacitive) feedback

Integrator is a LP filter with  $\omega_{dB} = 0$   
 No DC feedback


$V_{OS}$  effect:



$$v_O = V_{OS} + \frac{1}{C} \int_0^t \frac{V_{OS}}{R} dt = V_{OS} + \frac{V_{OS}}{RC} t$$

Initial  
DC  
condition

$$\begin{aligned} \text{If } V_C(0) &= 0 \\ V_O(0) &= V_{OS} \end{aligned}$$




Typical  
initial condition  
circuit

Figure 2.40 Determining the effect of the op-amp input offset voltage  $V_{OS}$  on the Miller integrator circuit. Note that since the output rises with time, the op amp eventually saturates.

## $I_B, I_{os}$ effects

② Current here  
 $\therefore I_{B2} \frac{R}{R} = I_{B2}$


$$I_B R / R = I_{B2}$$



①  $v^- = v^+ = -I_{B2}R$

This  $R$  is  
 $R \parallel \infty$  for DC  
 Compare  $R_3$

③  $\therefore I_C = I_{B1} - I_{B2}$   
 $= I_{os}$





④  $\therefore v_o = -I_{B2}R + \frac{I_{os}}{C}t$

i.e. rises to  
 saturation

Figure 2.41 Effect of the op-amp input bias and offset currents on the performance of the Miller integrator circuit.

Solution;

Must add negative feedback for DC  
→ finite DC gain



$$V_{O_{DC}} = I_{OS}R_F + V_{OS} \left[ 1 + \frac{R_F}{R} \right]$$

Operate at frequencies

$$> \frac{1}{2\pi R_F C}$$

Figure 2.42 The Miller integrator with a large resistance  $R_F$  connected in parallel with  $C$  in order to provide negative feedback and hence finite gain at dc.

## Example 2.7

$$(a) R = 10K$$

$$C = 10nF$$

$$\therefore RC = 10^{-4}s$$

$$(b) R_F = 1M\Omega$$

$$R_F C = 10ms$$





Figure 2.43 Waveforms for Example 2.7: (a) Input pulse. (b) Output linear ramp of ideal integrator with time constant of 0.1 ms. (c) Output exponential ramp with resistor  $R_F$  connected across integrator capacitor.

Ex 2.29

$$T = 1ms$$

$$R_{id} = 10K$$

$$V_{sat} = \pm 12v$$



$$R = 10K$$

$$\& C = \frac{10^{-3}s}{10^4 \Omega}$$

$$= 10^{-7} F$$

$$= 0.1 \mu F$$

(a)  $V_C(0) = 0$ , time to saturation?

(b) Find max  $R_F$  so at least  $\pm 10v$  output swing available  
Corner freq?

$$(a) V_o = V_{os} + \frac{V_{os}}{RC} t, \text{ so saturation}$$

$$12 = 2 \times 10^{-3} + \frac{2 \times 10^{-3}}{10^{-3}} t$$

$$\therefore t \approx 6 \text{ sec.}$$

(b) Retain 10v swing  $\therefore [V_o]_{max} = 2v$

$$\therefore V_{os} \left( 1 + \frac{R_F}{R} \right) + I_{os} R_F = 2v \quad \therefore R_F = R \left( \frac{2v}{2mV} - 1 \right)$$

$$\approx 10^4 \times 10^3$$


$$\& \omega_c = \frac{1}{R_F C} = \frac{1}{10^7 \times 10^{-7}} = 1 \quad \therefore f = \frac{1}{2\pi} = 0.16 \text{ Hz} = 10M \Omega$$

# Differentiator


$$\frac{V_o}{V_i} = -\frac{R}{j\omega C} = -j\omega RC$$

$$i_C = C \frac{dV_I}{dt}$$

$$\begin{aligned} V_o &= -i_R = -i_C R \\ &= -RC \frac{dV_I}{dt} \end{aligned}$$



$$\begin{aligned} i(t) &= C \frac{dv_I(t)}{dt} \\ v_O(t) &= -CR \frac{dv_I(t)}{dt} \\ \frac{V_o}{V_i} &= -sCR \end{aligned}$$



Noise problems! High gain at HF.

Figure 2.44 (a) A differentiator. (b) Frequency response of a differentiator with a time-constant  $CR$ .

$\therefore$  Limit gain with  $R_s$  in series with C.

# OpAmp Macromodels

Less components in the model than if include all the opamp internal components.  
"Functional" or "empirical" model — fit to terminal characteristics.




Figure 2.45 A linear macromodel used to model the finite gain and bandwidth of an internally compensated op amp.

Add  $I_B$ ,  $I_{os}$




Figure 2.46 A comprehensive linear macromodel of an internally compensated op amp.

Example 2.8  $R_{id} = 2M\Omega$   $V_{os} = 1mV$   $A_b = 100dB$  ( $\approx 10^5$ )  
 $R_o = 75\Omega$   $f_T = 1MHz \leftrightarrow$  Set  $C_b = 1\mu F$

(a) Create subckt

(b) CL non-inv amp:  $R_1 = 1K\Omega$   $R_2 = 100K\Omega$ . Find  $R_o$  Assume  $I_B = 0$ ,  $I_{os} = 0$

(c) Step response & settling time. Compare 3dB BW

Response  
to 1V AC  
input test  
voltage




Figure 2.47 Frequency response of the closed-loop amplifier in Example 2.8.

Note:  $R_{in} = 2g\Omega \sim 10^3 R_{id}$  } and  $10^3 \approx A_o/A_F$   
 $R_{out} = 76m\Omega \sim R_o/10^3$  }  $\stackrel{(1+A_o\beta)}{\approx}$  General result; see later

## Step response

$$f_{3dB} = 9.9\text{ KHz from (b)(i)}$$

$$\zeta = \frac{1}{2\pi 9.9 \times 10^3} \sim 35\mu\text{s.}$$

Compare  $(37 - 1.7)\mu\text{s}$  10-90%.




Figure 2.48 Step response of the closed-loop amplifier in Example 2.8.

*Non-linear effects  
Include the 741 model in PSpice library*






Figure 2.49 Simulating the frequency response of the  $\mu$ A741 op-amp in Example 2.9.






Figure 2.50 Frequency response of the  $\mu$ A741 op amp in Example 2.9.

# Slew Rate



Delay = 0  
 Risetime = 1 ns  
 Falltime = 1 ns  
 Pulsewidth = 20  $\mu$ s  
 Period = 40  $\mu$ s

Voltage follower

Figure 2.51 Circuit for determining the slew rate of the uA741 op amp in Example 2.9.




Figure 2.52 Square-wave response of the  $\mu$ A741 op amp connected in the unity-gain configuration shown in Fig. 2.51.

# Summary

- Offset voltage
  - Offset null or capacitive coupling
- Bias current
  - $R_3 = R_1 \parallel R_2$  (& capacitive coupling effects)
- Offset current
- Integrator
  - Bias/offset current effects
- Differentiator
- Op Amp macromodels

# Assignment #2 (due Tues Oct 10<sup>th</sup>)

Problems:

- 2.64
- 2.86
- 2.95
- 2.104
- 2.116