

ECE321 ELECTRONICS I

FALL 2006

PROFESSOR JAMES E. MORRIS

Lecture 17

28th November, 2006



CHAPTER 4

MOS Field-Effect Transistors (MOSFETs)

4.10 CMOS Inverter

4.11 Depletion MOSFET

4.12 SPICE (very brief)

CMOS Inverter: See also Example 4.7

Turns on when
 $V_I < V_{DD} - |V_{tp}|$

Turns on when
 $V_I > V_{tn}$











Figure 4.53 The CMOS inverter.

LOAD LINE CONSTRUCTION





N channel - triode
 P channel - cutoff
 (~ saturation)







Figure 4.54 Operation of the CMOS inverter when v_i is high: (a) circuit with $v_i = V_{DD}$ (logic-1 level, or V_{OH}); (b) graphical construction to determine the operating point; (c) equivalent circuit.



(a)



(b)



(c)


P - triode
 N - cutoff (~ saturation)

Figure 4.55 Operation of the CMOS inverter when v_i is low: (a) circuit with $v_i = 0$ V (logic-0 level, or V_{OL}); (b) graphical construction to determine the operating point; (c) equivalent circuit.

For symmetry

$$V_{tn} = |V_{tp}|$$

$$\frac{W_p}{W_n} = \frac{\mu_n}{\mu_p}$$



Q_n changes \rightarrow saturation to triode

$v_I = "0"$ $v_O = "1"$

$V_{GSN} < V_{tn}$
 $|V_{GSP}| > |V_{tp}|$

$$V_{th} = \frac{V_{DD}}{2}$$

Transfer characteristic

See next

$v_I = "1"$, $v_O = "0"$

$V_{GSN} > V_{tn}$
 $|V_{GSP}| < |V_{tp}|$

Figure 4.56 The voltage transfer characteristic of the CMOS inverter.

TRANSFER CHARACTERISTIC

Assume initial state $v_I < V_{tn}$ i.e. $v_I = "0"$, Q_n off, $v_o = "1"$
 $< V_{tp} \therefore Q_p$ on, but $V_{SDP} = 0$
 $\therefore Q_p$ in triode

As $v_I \rightarrow > V_{tn}$ Q_n in saturation Q_p in triode

$$i_{Dn} = \frac{1}{2} k_n' \left(\frac{W}{L}\right)_n (v_I - V_{tn})^2 \quad i_{Dp} = k_p' \left(\frac{W}{L}\right)_p \left[\begin{array}{l} (V_{DD} - v_I - |V_{tp}|) \\ \times (V_{DD} - v_o) \\ - \frac{1}{2} (V_{DD} - v_o)^2 \end{array} \right]$$

& $i_{Dn} = i_{Dp} = i$, $k_n' \left(\frac{W}{L}\right)_n = k_p' \left(\frac{W}{L}\right)_p$, $V_{tn} = |V_{tp}| = V_t$

$$\therefore \frac{1}{2} (v_I - V_{tn})^2 = (V_{DD} - v_I - |V_{tp}|)(V_{DD} - v_o) - \frac{1}{2} (V_{DD} - v_o)^2$$

$$(v_o - V_{DD})^2 + 2(v_o - V_{DD})(V_{DD} - V_t - v_I) + (V_t - v_I)^2 = 0$$

Solve quadratic for $(v_o - V_{DD}) = f(v_I - V_t)$
 Differentiate to find where slope = -1

Until $Q_p \rightarrow$ saturation at $V_{SDP} = V_{SDP} + |V_t|$
 $v_o = v_I + V_t$

When $v_o = v_I + V_t$

Substitute back for v_I

$$(v_o - V_{DD})^2 + 2(v_o - V_{DD})(V_{DD} - v_o) + (v_o - 2V_t)^2 = 0$$

ie. $(v_o - V_{DD})^2 = (v_o - 2V_t)^2$

$$v_o - V_{DD} = \pm (v_o - 2V_t)$$

Either $v_o - V_{DD} = v_o - 2V_t$ Or $v_o - V_{DD} = -v_o + 2V_t$

Not valid

$$v_o = \frac{V_{DD}}{2} + V_t$$

& $\therefore v_I = v_o - V_t = \frac{V_{DD}}{2}$

When Q_n, Q_p both saturated

$$i = \frac{1}{2} k_n' \left(\frac{W}{L}\right)_n (v_I - V_{tn})^2 = \frac{1}{2} k_p' \left(\frac{W}{L}\right)_p (V_{DD} - v_I - V_t)^2$$

ie. $(v_I - V_t)^2 = (V_{DD} - (v_I + V_t))^2$


$$v_I - V_t = \pm (V_{DD} - (v_I + V_t))$$

Either $v_I - V_t = V_{DD} - (v_I + V_t)$ Or $v_I - V_t = v_I + V_t - V_{DD}$






$v_I = V_{DD}/2$

Not valid.

When Q_n, Q_p both saturated
& $i_n = i_p = i$



Transfer characteristic sweep






Figure 4.58 The current in the CMOS inverter versus the input voltage.

(Exercise 4.41)

Exercise 4.42

(Exercise 4.43)

Exercise 4.44

TRANSIENT RESPONSE




Figure 4.57 Dynamic operation of a capacitively loaded CMOS inverter: (a) circuit; (b) input and output waveforms; (c) trajectory of the operating point as the input goes high and C discharges through Q_N ; (d) equivalent circuit during the capacitor discharge.

When Q_N saturated $i_{DN} = \frac{1}{2} k_n' \left(\frac{W}{L}\right)_n (V_{DD} - V_t)^2$

ie. constant until $v_o = V_{DD} - V_t$

$$\therefore t_{PHL1} = \frac{C [V_{DD} - (V_{DD} - V_t)]}{\frac{1}{2} k_n' \left(\frac{W}{L}\right)_n (V_{DD} - V_t)^2}$$

High \rightarrow Low

From $v_o = V_{DD} - V_t$ to $v_o = 0$ (or $V_{DD} - V_t$ for cutoff)
 Q_N in triode region, $i_{DN} = k_n' \left(\frac{W}{L}\right)_n [(V_{DD} - V_t)v_o - \frac{1}{2}v_o^2]$

and $i_{DN}(t) dt = -C dv_o(t)$

$$\int_0^{t_{PHL2}} \frac{k_n' \left(\frac{W}{L}\right)_n}{C} dt = \int_{V_{DD}-V_t}^{V_{DD}/2} \frac{dv_o(t)}{(V_{DD}-V_t) \left[\frac{v_o^2}{2(V_{DD}-V_t)} - v_o \right]}$$

defining t_{PHL} as time to $V_{DD}/2$

$$\int \frac{dx}{ax^2 - x} = \ln\left(1 - \frac{1}{ax}\right) \rightarrow$$

$$t_{PHL2} = \frac{C}{k_n' \left(\frac{W}{L}\right)_n (V_{DD} - V_t)} \ln\left(1 - \frac{2(V_{DD} - V_t)}{v_o}\right) \Bigg|_{V_{DD}-V_t}^{V_{DD}/2}$$

$$= \ln(3 - 4V_t/V_{DD})$$






Figure 4.58 The current in the CMOS inverter versus the input voltage.

POWER DISSIPATION



Stored energy $\frac{1}{2}CV_{DD}^2$

Discharge through

Γ_{DSN}

$\frac{1}{2}CV_{DD}^2$ dissipated in Γ_{DSN}

Charge through

Γ_{DSP}

$\therefore \frac{1}{2}CV_{DD}^2$ dissipated in Γ_{DSP}

\therefore Total energy dissipated/cycle = CV_{DD}^2

$$\therefore P_D = fCV_{DD}^2$$


(Exercise 4.45)

(Exercise 4.46)

Exercise 4.47/48

Exercise 4.49

DEPLETION MOSFET



Also N-channel

Figure 4.59 (a) Circuit symbol for the *n*-channel depletion-type MOSFET. (b) Simplified circuit symbol applicable for the case the substrate (B) is connected to the source (S).




Figure 4.60 The current-voltage characteristics of a depletion-type n -channel MOSFET for which $V_t = -4\text{ V}$ and $k'_n(W/L) = 2\text{ mA/V}^2$: (a) transistor with current and voltage polarities indicated; (b) the i_D - v_{DS} characteristics; (c) the i_D - v_{GS} characteristic in saturation.




Figure 4.61 The relative levels of terminal voltages of a depletion-type NMOS transistor for operation in the triode and the saturation regions. The case shown is for operation in the enhancement mode (v_{GS} is positive).




Figure 4.62 Sketches of the i_D - v_{GS} characteristics for MOSFETs of enhancement and depletion types, of both polarities (operating in saturation). Note that the characteristic curves intersect the v_{GS} axis at V_t . Also note that for generality somewhat different values of $|V_t|$ are shown for n -channel and p -channel devices.

Exercise 4.50

Exercise 4.51


Exercise 4.52

SPICE Example

Note Body tied to source instead of ground.

PARAMETERS:

- CCI = 10u
- CCO = 10u
- CS = 10u
- RD = 4.2K
- RG1 = 2E6
- RG2 = 1.3E6
- RL = 50K
- RS = 630
- Rsig = 10K
- W = 22u
- L = 0.6u
- VDD = 3.3



Note R_S instead of constant current bias. We did a similar BJT case including R_E .

Figure 4.63 Capture schematic of the CS amplifier in Example 4.14.




Figure 4.64 Frequency response of the CS amplifier in Example 4.14 with $C_S = 10 \mu\text{F}$ and $C_S = 0$ (i.e., C_S removed).

Ex 4.41 Substitute into formulae

* Ex 4.42 CMOS inverter $V_{tn} = |V_{tp}| = 2\text{V}$ $\left(\frac{W}{L}\right)_n = 20$ $\left(\frac{W}{L}\right)_p = 40$
 $V_{DD} = 10\text{V}$ $\mu_n C_{ox} = 2\mu_p C_{ox} = 20\mu\text{A/V}^2$
For $v_I = V_{DD}$, find max current inverter can sink for $v_o \leq 0.5\text{V}$

Ex 4.43 Exercise in matching $\mu \frac{W}{L}$ values for N and P.
Then use formula for Γ_{DS}

* Ex 4.44 For non-matched $\mu \frac{W}{L}$ values, $\Gamma = \sqrt{\frac{k_p' (W/L)_p}{k_n' (W/L)_n}}$

Show $V_{th} = \frac{\Gamma (V_{DD} - |V_{tp}| + V_{tn})}{1 + \Gamma}$

Ex 4.42

$$V_{tn} = 2V$$

$$\mu_n C_{ox} \left(\frac{W}{L}\right)_n = 20 \times 20 \mu A/V^2 = 400 \mu A/V^2$$

$$\mu_p C_{ox} \left(\frac{W}{L}\right)_p = 40 \times 10 \mu A/V^2 = 400 \mu A/V^2$$

\therefore Equal, but don't need

$V_I = V_{DD} = 10V \therefore Q_p$ off Q_n in triode region \leftarrow Only need Q_n

$$\therefore (i_o)_{max} = 400 \mu A ((V_{gs} - V_t) V_{DS} - \frac{1}{2} V_{DS}^2)$$

$$= 400 \mu A [(10 - 2) 0.5 - \frac{1}{2} 0.5^2]$$

$$= 400 \mu A [4 - 0.125] = 1.55 mA$$

$$(1600 \mu A - 50 \mu A)$$

Use results
in 4.47/48

Ex 4.44 At $V_I = V_{th}$ both $Q's$ in satⁿ

$$\therefore \frac{1}{2} k_n' \left(\frac{W}{L}\right)_n (V_{th} - V_{tn})^2 = \frac{1}{2} k_p' \left(\frac{W}{L}\right)_p (V_{DD} - V_{th} - |V_{tp}|)^2$$

$$\Gamma = \sqrt{\frac{k_p' (W/L)_p}{k_n' (W/L)_n}} = \frac{V_{th} - V_{tn}}{V_{DD} - V_{th} - |V_{tp}|}$$

$$\Gamma (V_{DD} - V_{th} - |V_{tp}|) = V_{th} - V_{tn}$$

$$V_{th} (1 + \Gamma) = \Gamma V_{DD} + V_{tn} - \Gamma |V_{tp}|$$

$$V_{th} = \frac{\Gamma (V_{DD} - |V_{tp}|) + V_{tn}}{1 + \Gamma}$$

Ex H. 45 Conditions match the requirement for equation 4.157
Substitute $\rightarrow t_{PHL}$. Symmetrical $\therefore t_{PLH} = t_{PHL}$
& $t_p = \frac{1}{2}(t_{PHL} + t_{PLH}) = \text{same}$

Ex H. 46 Uses equation 4.157 again

Ex H. 47 & Ex H. 48

For the inverter of Ex. 4.42 :


H. 47 Find peak current during switching

H. 48 $C_{load} = 15\text{pF}$. Find P_D at 2MHz

Find average power supply current

Ex H. 49 CMOS VLSI chip has 100,000 gates fabricated in $1.2\mu\text{m}$ technology
Load capacitance is 30fF/gate . Operate at 100MHz & 5volt supply.
Find (a) P_D/gate (b) P_{TOT} if only 30% of gates switch at once.

Ex 4.47



Gate input capac
Cannot switch v_I
instantly.

Peak current at $v_I = V_{th} = \frac{V_{DD}}{2} = 5V$
& Q_n, Q_p sat'd

$$\therefore i_{peak} = \frac{1}{2} 400 \mu A (5 - 2)^2 = 1.8 mA$$

$$V_{GS} = v_I = \frac{V_{DD}}{2}$$

Ex 4.48

$$P_D = f C V_{DD}^2 = 2 \times 10^6 \times 15 \times 10^{-12} \times 100$$
$$= 3 mW$$

$$I_{AV} = \frac{3 mW}{10V} = 0.3 mA$$

Ex 4.49


$$P_{D/gate} = f C V_{DD}^2$$
$$= 10^8 \times 30 \times 10^{-15} \times 5^2$$
$$= 75 \mu W$$

$$P_{tot} = 0.3 \times 10^5 \text{ gates} \times 75 \times 10^{-6}$$
$$= 2.25 \text{ watts}$$

Ex 4.51

$$k_n'(W/L) = 4 \text{ mA/V}^2 \quad V_t = -2 \text{ V} \quad I_{DSS} = ?$$

Neglect effect of v_{DS} on i_D in saturation, (i.e. $r_o = \infty$)
find V_S .



Ex 4.50 Depletion NMOS $V_t = -2 \text{ V}$
 $k_n' \frac{W}{L} = 2 \text{ mA/V}^2$

Figure E4.51

Find minimum v_{DS} for saturation at $v_{GS} = +1 \text{ V}$
& corresponding i_D

4.50

$$V_t = -2V$$

$$k_n' \frac{W}{L} = 2 \text{ mA/V}^2$$

$$V_{GS} = +1V$$

For saturation

$$V_{DS} \geq V_{GS} - V_t$$



$$\geq 1V - (-2V)$$

$$\geq 3V$$

$$\& \quad i_D = \frac{1}{2} k_n' \frac{W}{L} (V_{GS} - V_t)^2$$

$$= 1 \text{ mA} (3)^2 = 9 \text{ mA}$$

Ex 4-51



Assume saturation

$$I_D = \frac{1}{2} k_n' \frac{W}{L} (V_{GS} - V_t)^2$$

$$I_{DSS} = \frac{1}{2} 4mA (0 - (-2))^2 = 8mA$$

$$2mA = \frac{1}{2} 4mA (V_{GS} - V_t)^2$$

$$\therefore V_{GS} - V_t = \pm 1$$

$$V_{GS} = -2 \pm 1 = -3, -1V$$

$$I_D = 0 \quad \therefore V_{GS} = -1V$$

$$\therefore V_S = +1V$$

Ex 4.52 Find i as a function of v
Neglect effect of v_{DS} on i_D in saturation
(i.e. $r_o = \infty$)





Figure E4.52

Ex 4.52



$$V_{gs} = 0$$

For $v < V_t$

$$\begin{aligned} i &= k_n' \frac{W}{L} [(V_{gs} - V_t) v_{DS} - \frac{1}{2} v_{DS}^2] \\ &= k_n' \frac{W}{L} [-V_t v - \frac{1}{2} v^2] \end{aligned}$$

For $v > V_t$

$$\begin{aligned} i &= \frac{1}{2} k_n' \frac{W}{L} (V_{gs} - V_t)^2 \\ &= \frac{1}{2} k_n' \frac{W}{L} V_t^2 \end{aligned}$$