


# Package Reliability

## TKK 2009 Lecture 3 Part B2


James E. Morris  
 Dept of Electrical & Computer Engineering  
 Portland State University



### 2(a) Electromigration



**Fig. 5-15** Schematic model of damage in an interconnect subject to electromigration. Hillocks and voids develop in response to temperature gradients superimposed on the directed electron current flow.



### Critical Product in Short Strip

$$J = -C \frac{D}{kT} \frac{d\sigma\Omega}{dx} + C \frac{D}{kT} Z^* eE$$

If  $J=0$ , there is no net electromigration flux.

$$\Rightarrow \frac{\Delta\sigma\Omega}{\Delta x} = Z^* e\rho j \quad E = \text{Electric Field } (E = \rho j)$$

→ **Critical product**  $(j\Delta x)_{\text{critical}} = \frac{\Delta\sigma\Omega}{Z^* e\rho}$

If  $j\Delta x < (j\Delta x)_c \quad \Rightarrow \quad \text{No electromigration damage}$

Electronic Thin Film Lab Materials Science & Engineering, UCLA

## Small Critical Product in Solders

$$(j\Delta x)_c = \frac{\Delta \sigma \Omega}{Z^* e \rho} \rightarrow (j\Delta x)_c = \frac{Y \Delta \epsilon \Omega}{Z^* e \rho} \quad \Delta \sigma = Y \Delta \epsilon, \Delta \epsilon = 0.2\% \text{ at elastic limit}$$

	Y(Gpa)	Z*	$\rho(\mu\Omega\text{-cm})$
<b>Solder</b>	~30	~30	~22
<b>Al</b>	~69	2~4	~2
<b>Cu</b>	~110		

$$(j\Delta x)_{c\_solder} = \frac{Y \Delta \epsilon \Omega}{Z^* e \rho} \approx 5 \times 10^{-3} (j\Delta x)_{c\_Cu/Al}$$

$\begin{matrix} \nearrow 0.5 \\ \searrow 10 \end{matrix}$

- At constant  $\Delta x$ , the current density needed to fail solder is **2~3 orders smaller** than that needed to fail Al or Cu
- If Al or Cu fails at  $10^5$  to  $10^6$  A/cm<sup>2</sup>, solder will fail at  $10^3$  or  $10^4$  A/cm<sup>2</sup>

Electronic Thin Film Lab Materials Science & Engineering, UCLA

## Mean Time To Failure

$$MTTF = A j^{-n} \exp\left(\frac{Q}{kt}\right) \quad n = 1.8, Q = 0.8 \text{ eV}$$

(By Flip Chip Technologies)  
(hrs)

	1.5 A ( $1.9 \times 10^4$ A/cm <sup>2</sup> )		1.8 A ( $2.25 \times 10^4$ A/cm <sup>2</sup> )		2.2 A ( $2.75 \times 10^4$ A/cm <sup>2</sup> )	
	Expected	Actual	Expected	Actual	Expected	Actual
100 °C			380	97	265	63
125 °C	108	573*	79.6	43	55.5	3
140 °C	46	121	34	32	24	1


\* not failed, These MTTF are averaged value of three samples

These results show that a small increase in j and T has dramatically reduced MTTF; a unique behavior of flip chip solder joint. by W.J. Choi, UCLA

Electronic Thin Film Lab Materials Science & Engineering, UCLA

## 2(b) Kirkendall Voids

Interface — dissimilar metals



Net effect:  
Voids develop on Metal 1 side

① Al | Au ②

- \* High resistance interface
- \* Mechanically weakened
- \* Diffusion constants increase rapidly with temperature.
- ∴ Must keep temperatures low (temperature × time)

Also: Au/Cu → ductile intermetallics & voids  
→ decreased bond strength

7

TABLE I. Melting point and diffusivities of Cu, Al, and eutectic SnPb.

	Melting point (K)	Temperature ratio 373 K/T m	Diffusivities at 100 °C (cm <sup>2</sup> /s)	Diffusivities at 350 °C (cm <sup>2</sup> /s)
Cu	1356	0.275	Lattice $D_l = 7 \times 10^{-28}$ Grain boundary $D_{gb} = 3 \times 10^{-15}$ Surface $D_s = 10^{-12}$	$D_l = 5 \times 10^{-17}$ $D_{gb} = 1.2 \times 10^{-9}$ $D_s = 10^{-8}$
Al	933	0.4	Lattice $D_l = 1.5 \times 10^{-19}$ Grain boundary $D_{gb} = 6 \times 10^{-11}$	$D_l = 10^{-11}$ $D_{gb} = 5 \times 10^{-7}$
Eutectic SnPb	456	0.82	Lattice $D_l = 2 \times 10^{-9} - 2 \times 10^{-10}$	Molten state $D_l > 10^{-5}$

8

## 4. MIL-HDBK-217

Standards for microelectronics reliability evaluation under various device categories

Example:- M. Ohring

9




Fig. 4-6 Failure rate for low-frequency field-effect transistors. Page 6-8 reproduced from MIL-HDBK-217F.

## Physics of Failure vs MIL-HDBK-217

Above:  $\lambda_p = .012 \times 1.1 \times 8.0 \times .50 \times .70$   
 $= 0.037$  failures per 10<sup>6</sup> hours  
 i.e. 37 FITs (failures per 10<sup>9</sup> hours)


MIL-HDBK-217 often orders out in predictions

Physics of Failure:

Computer modeling based on experimental data

10


### 5(a) Corrosion



- Electrochemical corrosion
- Vapor pressure enhanced
- Surface porosity
- Voltage effects
- Chloride concentration
- Diffusion controlled
- Effects of hermeticity
  - Corrosion/Migration/Fatigue
- Relative humidity

4/21/2009


### 5(b) Wet Migration e.g. Ag migration



## Migration through polymeric films

- *When the thin-film conductors are coated with a polymer:* one has to deal with current leakages that increases as the function of time as interface degradation occurs between the polymer and the substrate, the chip, or the metal circuitry.

Epoxy: Electric leakage current vs time at 81%RH



13


## Dry Migration

- *Dry migration through glass* occurs at higher temperature and voltage conditions compared with wet migration.
- e.g. Ag ion migration under driving force of an electric field have been observed to diffuse through borosilicate glass and form dendritic growths with activation energies on the order of 1.0 to 1.3 eV.

14

4/21/2009

### 6(a) Popcorn Failure




**Figure 4.12** Conditions leading to package popcorning during assembly [Nguyen 1993]

15

4/21/2009

### Optimum reflow temperature ramp rates

Here, a ramp rate between 0.50 and 0.75°C/sec was found to be optimum for devices preconditioned at Level-1.



CALCE Electronic Packaging Research Center

University of Maryland

146




## Packing Materials

### Caution label

Affixed to the outside surface of the moisture barrier bag.

The label provides:

- Factory seal date
- Shelf life in bag
- Shelf life out of bag (classification level)
- Baking instructions



**Caution**  
This bag contains  
MOISTURE-SENSITIVE DEVICES

Level

1. Shelf life in sealed bag: 12 months at < 40°C and < 90% Relative humidity (RH).
2. After this bag is opened, devices that will be subjected to infrared reflow, vapor-phase reflow, or equivalent processing (peak package body temp. 220°C) must be:
  - a) Mounted within \_\_\_\_\_ hours/days at factory conditions of ≤ 30°C/60% RH, or
  - b) Stored at ≤ 20% RH.
3. Devices require baking, before mounting, if:
  - a) Humidity card is > 20% when read at 23°C ±5°C or
  - b) 2a or 2b are not met.
4. If baking is required, devices may be baked for:
  - a) 192 hours at 40°C ±5°C/-0°C and < 5% RH for low-temperature device containers, or
  - b) 24 hours at 125°C ±5°C for high-temperature device containers.

Bag Seal Date: \_\_\_\_\_  
(If blank, see bar code label)


## 6(b) Dry Packing

17

IPC-706 005  
4/21/2009

## 7. Distribution of Failures: Commercial integrated circuits (PEMs)


FAILURE MECHANISMS, SITES, AND MODES




18

4/21/2009

### Temperature Cycle Failures



### HAST Failures:1988-1994



19