

# Electronics Packaging TKK 2009 Lecture 1

James E. Morris
Dept of Electrical & Computer
Engineering
Portland State University





#### **Electronics Packaging**

Tuesday Lecture	Friday Lecture
April 7: Introduction	
	April 17: Electrical Package Design
April 21: Package Reliability	April 24: Electrically Conductive Adhesives I
April 28: Electrically Conductive Adhesives II	

Download course notes from: <u>http://www.ece.pdx.edu/~jmorris/TKK/UG</u>

e-mail: jmorris@cecs.pdx.edu

7 April 2009 Electronics Packaging TKK 2009

:

#### References

- R. Ulrich & W.D.Brown (editors)
   "Advanced Electronic Packaging, 2<sup>nd</sup> edition"
   Wiley/IEEE Press (2005)
- Tummala (editor) "Fundamentals of Microsystems Packaging" McGraw-Hill (2001)
- Pecht et al "Integrated Circuit, Hybrid, & MCM Packaging Design Guidelines" Wiley (1994)
- J.E. Morris (editor) "Electronics Packaging Forum: Vols 1 & 2" VNR (1990)
- J.E. Morris (editor) "Electronics Packaging Forum: MCM Issues" IEEE Press (1994)
- Johan Liu (editor) "Conductive Adhesives for Electronics Packaging" Electrochemical (1999)



Electronics Packaging TKK 2009


7 April 2009


#### Lecture 1 Introduction

- The package roadblock to system performance
- What is packaging?
- Packaging technologies



Electronics Packaging TKK 2009





## Why is Packaging Important?

• Elementary example:

•	<b>Semiconductor Chip Parameters</b>		
	<u>1980</u>	<u>1990</u>	
• Feature size	4 μm	1 <b>μ</b> m	
• Chip area	$0.3 \text{ cm}^2$	$1.5~\mathrm{cm}^2$	
• Gates/chip	5,000	100,000	
• μP clock freq	6 MHz	$40 \mathrm{\ MHz}$	
• Power	2 W	$10\mathrm{W}$	
• I/O count	64	1500	



Electronics Packaging TKK 2009

7 April 2009

## Chip density, power, speed

1980 1990

Ckt size  $L^2 = 4\mu \rightarrow 1\mu$   $L^2/16$ 

Chip size  $0.3 \text{cm}^2 5\text{xArea} \rightarrow 1.5 \text{cm}^2$ 

Ckts/chip N  $\rightarrow$  5x16N=80N (20N)

Pwr diss<sup>n</sup> 2w  $I \div 4 \rightarrow 80x2w/4 = 40w$  (10w)

Clk freq 6MHz C/16, I/4 24MHz (40MHz)

7 April 2009

Electronics Packaging TKK 2009

<u>ITRS</u>	product	categories


Product category	Product description
Low cost	<\$ 300: consumer products, microcontrollers, disk drivers
Hand-held	<\$ 1000: battery powered products e.g. mobile and cellular products
Cost/performance	<\$3000: notebooks, desktop personal computers
High performance	>\$3000:high-end work stations, servers, avionics, supercomputer
Harsh environment	Under-the-hood and other hostile environment products
Memory	DRAM's, SRAM's
9 Electronics Pa	ckaging TKK 2009 7 April 2009


ITRS Packaging requirements


	1992	1995	1998	2001	2004	2007
Feature Size (µm)	0.5	0.35	0.25	0,18	0.12	0.07
Gates/chip	300K	800K	2M	5M	10M	100M
Transistors (cm <sup>-2</sup> )	0.01B	0.04B	0.1B	0.22B	0.6B	2.1B
Chip Size (mm²) Logic/Uniprocessor	250	400	600	800	1000	1250
DRAM	132	200	320	500	700	1000
Maximum Power (W/Die) High Performance	10	15	30	40	40120	40-200
Portable	3	4	4	4	4	4 4
Power Supply Voltage (V) Desktop	5	3.3	2.2	2.2	1.5	1.5
Portable	3.3	2.2	2.2	1.5	1.5	1.5
No. I/Os	500	750	1500	2000	3500	5000

10 E


Electronics Packaging TKK 2009










Pkg pins ≈ K <sub>p</sub> (bits or gates) <sup>β</sup>			
<u> </u>	$\underline{\mathbf{K}}_{\mathtt{p}}$		
0.12	6		
0.45	0.82		
0.50	1.9		
0.63	1.4		
0.25	82		
	<u>β</u> 0.12 0.45 0.50 0.63		





Exampl	le I/O		
Package Pkg I/O	1980 64-pin DIL 0.1in pitch 3.3x1.0in <sup>2</sup> 64 pins	Rent's rule→	1990 1500-pin QFP 0.01in pitch 3.75x3.75in <sup>2</sup> 1500 pins
Chip:	$0.6 \times 0.5 \text{cm}^2$		1.25x1.2cm <sup>2</sup>
I/O pitch	344 μm		33 µm
7 April 20	109 Electronics	Packaging TKK 2009	16












#### Electronics Packaging is Multi-disciplinary!


- Electrical
  - Architectures
  - Power distribution
  - EMI/EMC, crosstalk,  $\Delta$ I & switching noise
- Mechanical
  - Vibrations
  - Stress
- Thermal
  - Conduction cooling
  - Convection cooling


- Materials
  - Metallurgy
  - Ceramics
  - Polymers
  - Surface science
  - Interfaces/diffusion
- Manufacturing
  - Instrumentation
  - Process control
  - Manufacturability / Test


22

Electronics Packaging TKK 2009









#### **Electronics Packaging**

Electronics packaging covers all technologies involved in device manufacture and design from the chip to the board. In modern devices, it is usually the package which limits system performance, and its cost can greatly exceed the cost of the silicon chip it supports. Packaging engineers are much in demand, therefore, due also to the fact that the field's inherently multi-disciplinary nature creates a shortage of qualified people. Modern practice calls for chip/package co-design, making an understanding of packaging principles a must for all IC designers.

27

Electronics Packaging TKK 2009

7 April 2009

### Lecture Objectives

- Introduce first-level interconnect technologies:
  - wire-bond & flip-chip
- Introduce standard SMT & PTH packages
  - (surface mount technology & pin through hole)
- Introduce MCM, COB, DCA, CSP, WLP, etc
  - (multi-chip modules, chip on board, direct chip attach, chip-scale package, wafer-level packaging)
- Introduce basic packaging acronyms



Electronics Packaging TKK 2009

## Packaging Technologies

- Single-chip packages (SCPs)
- Multi-chip modules (MCMs)
- Encapsulation
- Wire Bond
- [TAB (tape automated bonding)]
- Flip-Chip
- New developments



Electronics Packaging TKK 2009


7 April 2009


## Single-Chip Packages:


- 1st level interconnects: wire-bond, TAB, FC
- 2nd level interconnects: PTH & SMT
- MCMs (multi-chip modules)
- DCA (direct chip attach)
- CSP (chip scale packages)





Electronics Packaging TKK 2009











































































Figure 8-16. Idealized Wirebond Configuration. A transverse load is applied to the wirebond. The top figure illustrates the vertical projection of the wire and the melt front approaching at a mean velocity  $u_x$ .


Electronics Packaging TKK 2009















7 April 2009

Electronics Packaging TKK 2009










## Lecture Summary



- Standard packages
  - Encapsulation
- First level interconnect (chip to package):
  - Wire-bond, TAB, flip-chip (C4)
- Second-level interconnect (package to board):
  - PTH, SMT, PGA, BGA (C4/C5), etc
- MCMs, CSPs, WLP, etc





Electronics Packaging TKK 2009