

Electronics Packaging

TKK 2009 Lecture 1

James E. Morris
 Dept of Electrical & Computer
 Engineering
 Portland State University



Electronics Packaging

Tuesday Lecture	Friday Lecture
April 7: Introduction	
	April 17: Electrical Package Design
April 21: Package Reliability	April 24: Electrically Conductive Adhesives I
April 28: Electrically Conductive Adhesives II	

Download course notes from: <http://www.ece.pdx.edu/~jmorris/TKK/UG>



e-mail: jmorris@cecs.pdx.edu

References

- R. Ulrich & W.D.Brown (editors)
“Advanced Electronic Packaging, 2nd edition”
Wiley/IEEE Press (2005)
- Tummala (editor) “Fundamentals of Microsystems Packaging”
McGraw-Hill (2001)
- Pecht et al “Integrated Circuit, Hybrid, & MCM Packaging
Design Guidelines” Wiley (1994)
- J.E. Morris (editor) “Electronics Packaging Forum: Vols 1 & 2”
VNR (1990)
- J.E. Morris (editor) “Electronics Packaging Forum: MCM Issues”
IEEE Press (1994)
- Johan Liu (editor) “Conductive Adhesives for Electronics
Packaging” Electrochemical (1999)

Lecture 1 Introduction

- The package roadblock to system performance
- What is packaging?
- Packaging technologies



Why is Packaging Important?

- Elementary example:

- Semiconductor Chip Parameters

	<u>1980</u>	<u>1990</u>
• Feature size	4 μm	1 μm
• Chip area	0.3 cm^2	1.5 cm^2
• Gates/chip	5,000	100,000
• μP clock freq	6 MHz	40 MHz
• Power	2 W	10 W
• I/O count	64	1500

7

Electronics Packaging TTK 2009

7 April 2009

Chip density, power, speed

	1980		1990	
Ckt size	L^2	$4\mu \rightarrow 1\mu$	$L^2/16$	
Chip size	0.3 cm^2	$5 \times \text{Area} \rightarrow$	1.5 cm^2	
Ckts/chip	N	\rightarrow	$5 \times 16N = 80N$	(20N)
Pwr diss ⁿ	2w	$I \div 4 \rightarrow$	$80 \times 2w/4 = 40w$	(10w)
Clk freq	6MHz	$C/16, I/4$	24MHz	(40MHz)

7 April 2009

Electronics Packaging TTK 2009

8

ITRS product categories

Product category	Product description
Low cost	<\$ 300: consumer products, microcontrollers, disk drivers
Hand-held	<\$ 1000: battery powered products e.g. mobile and cellular products
Cost/performance	<\$3000: notebooks, desktop personal computers
High performance	>\$3000: high-end work stations, servers, avionics, supercomputer
Harsh environment	Under-the-hood and other hostile environment products
Memory	DRAM's, SRAM's

9

Electronics Packaging TKK 2009

7 April 2009

ITRS Packaging requirements


	1992	1995	1998	2001	2004	2007
Feature Size (μm)	0.5	0.35	0.25	0.18	0.12	0.07
Gates/chip	300K	800K	2M	5M	10M	100M
Transistors (cm^{-2})	0.01B	0.04B	0.1B	0.22B	0.6B	2.1B
Chip Size (mm^2)						
Logic/Uniprocessor	250	400	600	800	1000	1250
DRAM	132	200	320	500	700	1000
Maximum Power (W/Die)						
High Performance	10	15	30	40	40-120	40-200
Portable	3	4	4	4	4	4
Power Supply Voltage (V)						
Desktop	5	3.3	2.2	2.2	1.5	1.5
Portable	3.3	2.2	2.2	1.5	1.5	1.5
No. I/Os	500	750	1500	2000	3500	5000

10

Electronics Packaging TKK 2009

7 April 2009

Semi-log Moore's plots of the Road-map data



Rent's Rule






FIGURE 9.11 Rent's curves for various digital systems. Data points are classified according to product identification.

Rent's rule plot of roadmap data



$$Pkg\ pins \approx K_p (bits\ or\ gates)^\beta$$

	β	K_p
SRAM	0.12	6
μP	0.45	0.82
Gate array	0.50	1.9
Computr:chip	0.63	1.4
Computr:syst	0.25	82



Example I/O

<u>Package</u>	<u>1980</u>		<u>1990</u>
	64-pin DIL		1500-pin QFP
	0.1 in pitch		0.01 in pitch
	3.3x1.0in ²		3.75x3.75in ²
Pkg I/O	64 pins	Rent's rule→	1500 pins
<u>Chip:</u>	0.6x0.5cm ²		1.25x1.2cm ²
I/O pitch	344 μm		33 μm

7 April 2009 Electronics Packaging TKK 2009 16

Clock Frequency vs Time




FIGURE 7.5 Microprocessor and single chip packaging evolution.

17

Electronics Packaging TKK 2009

7 April 2009

Bare and packaged chip speeds




Figure 1.3. Bare-chip and conventional packaging speed trends.²

18

Electronics Packaging TKK 2009

7 April 2009

Power dissipation follows clock frequency




FIGURE 7.9 Power dissipation requirements of Intel microprocessors.

19

Electronics Packaging TKK 2009

7 April 2009

Trend to CSP






FIGURE 7.22 IC packaging efficiency of various single chip packages.


20

Electronics Packaging TKK 2009

7 April 2009



Packaging Levels



23

Electronics Packaging TKK 2009

7 April 2009

Lead Pitch/Density: peripheral leads, area array, 3D






FIGURE 7.25 Summary of single chip package evolution.

24

Electronics Packaging TKK 2009

7 April 2009



Electronics Packaging

Electronics packaging covers all technologies involved in device manufacture and design from the chip to the board. In modern devices, it is usually the package which limits system performance, and its cost can greatly exceed the cost of the silicon chip it supports. Packaging engineers are much in demand, therefore, due also to the fact that the field's inherently multi-disciplinary nature creates a shortage of qualified people. Modern practice calls for chip/package co-design, making an understanding of packaging principles a must for all IC designers.

27

Electronics Packaging TKK 2009

7 April 2009

Lecture Objectives

- Introduce first-level interconnect technologies:
 - wire-bond & flip-chip
- Introduce standard SMT & PTH packages
 - (surface mount technology & pin through hole)
- Introduce MCM, COB, DCA, CSP, WLP, etc
 - (multi-chip modules, chip on board, direct chip attach, chip-scale package, wafer-level packaging)
- Introduce basic packaging acronyms

28

Electronics Packaging TKK 2009

7 April 2009

Packaging Technologies

- Single-chip packages (SCPs)
- Multi-chip modules (MCMs)
- Encapsulation
- Wire Bond
- [TAB (tape automated bonding)]
- Flip-Chip
- New developments

29

Electronics Packaging TKK 2009

7 April 2009

Single-Chip Packages:

- 1st level interconnects: wire-bond, TAB, FC
- 2nd level interconnects: PTH & SMT
- MCMs (multi-chip modules)
- DCA (direct chip attach)
- CSP (chip scale packages)

30

Electronics Packaging TKK 2009

7 April 2009

First-level interconnect




Figure 1-2 Common types of first level connections. Chip to common circuit base. (Courtesy E. Larson).

- Wirebond TAB Flip-chip
- (Tape-automated bonding)




Figure 1.1 Cross-section of a typical plastic-encapsulated single-chip package




Figure 1.2 Cross-section of a typical ceramic single-chip package




Figure 1.3 Cross-section of a typical metal single-chip package

Through hole mount	Shape	Typical features			Surface mount	Shape	Typical features		
		Material	Lead pitch	# of I/O pins			Material	Lead pitch	# of I/O pins
DIP Dual in-line package		Ceramic Plastic	• 2.54 mm (100mil)	8 - 64	SOP Small outline package		Plastic	• 1.27mm (50mil) • 2 direction lead	8 - 40
SIP Single in-line package		Plastic	• 2.54 mm (100mil) • 1 direction lead	3 - 25	QFP Quad flat-pack		Plastic	• 1.0 mm • 0.8 mm • 0.65 mm • 4 direction lead	88 - 200
ZIP Zigzag in-line package		Plastic	• 2.54 mm (100mil) • 1 direction lead	16 - 24	FPG Flat package of glass		Ceramic	• 1.27 mm (50mil) • 0.762mm (30mil) • 2 direction lead • 4 direction lead	20 - 80
S-DIP Shrink dual in-line package		Plastic	• 1.778 mm (70mil)	20 - 64	LCC Leadless chip carrier		Ceramic	• 1.27mm (50mil) • 1.016mm (40mil) • 0.762mm (30mil)	20 - 40
SK-DIP Skinny dual in-line package		Ceramic Plastic	• 2.54 mm • half-size pitch in the width direction	24 - 32	PLCC Plastic leaded chip carrier		Ceramic	• 1.27mm (50mil) • J-shaped bend • 4 direction lead	18 - 124
PGA Pin grid array		Ceramic Plastic	• 2.54 mm (100mil)		VSQF Very small quad flatpack		Ceramic	• 0.5mm	32 - 200



Figure 3.6 Through-hole mount-package profiles

Figure 3.7 Surface-mount package profiles

- PTH
- PGA
- SMT:
 - J-lead
 - Gull-wing
 - Leadless
- COB/DCA
 - flip-chip
 - TAB

FIGURE 3.10 Various types of integrated circuit packages and mounting techniques: (a) Dual-in-line package (DIP), (b) pin grid array (PGA), (c) J-leaded chip carrier, (d) gull-wing-leaded chip carrier, (e) leadless chip carrier, (f) flip-chip mounting with collapsible solder balls, and (g) tape-automated bonding (TAB) applied directly on the PC board

Figure 3.10 Various types of integrated circuit packages and mounting techniques: (a) Dual-in-line package (DIP), (b) pin grid array (PGA), (c) J-leaded chip carrier, (d) gull-wing-leaded chip carrier, (e) leadless chip carrier, (f) flip-chip mounting with collapsible solder balls, and (g) tape-automated bonding (TAB) applied directly on the PC board



Second-level package attach





FIGURE 1-6. A multilayer circuit board showing the attachment of through-hole and surface mount packages. Surface mounting allows attachment of components to both sides of the board and a higher wiring density in the board since it permits blind vias that do not occupy the grid point throughout the entire board depth.

37

Electronics Packaging TKK 2009 • SMT & PTH

7 April 2009

Substrate Vias



PCB (printed circuit board) or PWB (printed wiring board)

Multi-layer laminate



Drilled, electroplated Cu



Copper paste (ALIVH), silver loaded (ECA) epoxies, etc

38

Electronics Packaging TKK 2009

7 April 2009





Encapsulation: "Glob-top"




FIGURE 15.14 Glob-topping a ball grid array (BGA) device.

43

Electronics Packaging TKK 2009

7 April 2009

COB/DCA encapsulation





Figure 6-40. TAB Encapsulation. A single-orifice nozzle dispenses encapsulant on the bonded chip.

44

Electronics Packaging TKK 2009 Syringe dispense

7 April 2009

Encapsulation: Cavity-fill



Encapsulation: Transfer molding




FIGURE 15.13 A typical transfer molding process.

Encapsulation: Underfill





Figure 1: DCA General Process Flow

47

Electronics Packaging TKK 2009

7 April 2009



48

FIGURE 15.16 Underfill dispensing parameters and optimization

April 2009

Wire-bonding

- Dual-in-line (DIL) plastic package (DIP)




FIGURE 1-12. Cutaway view of a postmolded plastic package in the configuration of a dual-line package (DIP).

49

Electronics Packaging TKK 2009

7 April 2009








Figure 5.1 Geometric parameters of a typical wirebonded structure


50

Electronics Packaging TKK 2009


7 April 2009









55



56






FIGURE 10.12 Comparison of typical WLP dimensions on a chip





Figure 1-16. Chip-Connection Technology. The arrow highlights product-usage in 1987. After Koopman, Ref. [11], 1988.



WLP & Redistribution




FIGURE 10.11 Typical redistribution technology. (Courtesy of IZM Berlin)




FIGURE 3.16 Insulated metal substrate

63

Electronics Packaging TKK 2009

7 April 2009




Figure 1.11 NEC's 3-D stack-up chip scale package (CSP) for memory devices.

64

Electronics Packaging TKK 2009

7 April 2009

Lecture Summary



- Standard packages
 - Encapsulation
- First level interconnect (chip to package):
 - Wire-bond, TAB, flip-chip (C4)
- Second-level interconnect (package to board):
 - PTH, SMT, PGA, BGA (C4/C5), etc
- MCMs, CSPs, WLP, etc

