

Nanopackaging: Nanotechnologies & Electronics Packaging

Part B CNTs (2)

James E. Morris


Department of Electrical & Computer Engineering,
Portland State University, Portland, Oregon, USA

j.e.morris@ieee.org




CNT Contact Bumps

(Liu & Wang)




Silicon Chip

↓
Lithography,
Evaporation & Liftoff





Chip with
catalyst

↓
PECVD




Chip with
CNT bumps




CNT Growth on Si: Localized heating

(Ting Xu et al, ECTC'08) $\Delta T \sim 400^\circ\text{C}$



(a)



(b)

Figure 2. Optical image of the fabricated micro-heater. (a) micro-heater array; (b) detailed view of an individual heater.





Figure 3. Temperature distribution on the wafer after the DC voltage was supplied to the micro-heaters.



Ni Nanowire Contacts [IEEE Trans CPT (2008)]





Fig. 9. SEM images of Nickel Nanowires: $0.2 \times 20 \mu\text{m}$ nickel nanowires (top) are fabricated from polycarbonate filters, and $0.2 \times 10 \mu\text{m}$ curved nickel nanowires (bottom) are fabricated by polishing.
4/21/2009




Fig. 7. Electrodeposition process of nickel nanowires. (a) A porous membrane is attached to a sacrificial conductive substrate. (b) Nickel electrodeposition is performed. (c) Nickel nanowires are formed inside the membrane. (d) Electrodeposition continues to build a nickel substrate above the porous membrane after the pores are completely filled. (e) The porous membrane is etched away to result in a final product.




Fig. 8. Schematic of electrodeposition apparatus. (a) External temperature probe. (b) Nickel anode. (c) Cathode with a filter attached. (d) Magnetic stir rod.





Fig. 13. Scanning electron microscope (SEM) Images of nickel nanowires. $0.2 \times 60 \mu\text{m}$ nickel nanowires (top) are fabricated from an alumina filter and $2.0 \times 20 \mu\text{m}$ nickel nanowires with a sphere at the tip (bottom) are fabricated by replating.
6

Ni Nanowire Contacts

[IEEE Trans CPT (2008)]




Fig. 4. Ideal Elastic Columns Model: nanowires are considered to be vertical columns.




Fig. 1. Inclined Cantilever Model: nanowires are considered to be inclined at the base with an angle θ .




Fig. 10. Apparatus for resistance measurement between a spherical tip probe and an array of nickel nanowires.





Fig. 11. Resistance of an array of $0.2 \times 10 \mu\text{m}$ nickel nanowires and the resistance of a nickel shim were measured by a micro-ohmmeter (15 measurements per load). The squares and the circles are the data points and vertical bars represent one standard deviation. Data-fitted curves are the best fit to data using oxide thickness of 6.4 Å (fibers) and 5.8 Å (shim), Fermi Level 7.0 eV, dielectric constant 4 (see text).

CNT Thermal Interface

(Zhang et al, ECTC'06)





Fig. 8 Measured thermal resistance of different TIM

4/21/2009

CNT Heat Sink

(Liu & Wang)







Fig. 1. SEM image of MWCNT from plasma deposition. The scale bar on the left is 1 micron and the one on the right is 200 nm.



9


Electrospun Thermal Interface Material

(Recent developments: electroplated surfaces, LMP alloy “filler”)



4/21/2009

(Liu & Wang)



Results – Reference Comparison/Evaluation

Four state-of-the-art commercial thermal adhesive pastes were evaluated for reference purposes

Material	Test Time (hrs)	Pressure (kPa)	BLT (μm)	R_{th} ($\text{Kmm}^2\text{W}^{-1}$)	K_{eff} ($\text{Wm}^{-1}\text{K}^{-1}$)
Material A	1.5	200 \pm 1	16 \pm 2	20.8 \pm 1.2	0.77 \pm 0.11
Material B	1.5	200 \pm 1	54 \pm 2	14.4 \pm 1.2	3.75 \pm 0.34
Material C	1.5	200 \pm 1	60 \pm 2	16.8 \pm 1.2	3.56 \pm 0.28
Material D	1.5	200 \pm 1	22 \pm 2	7.4 \pm 1.2	3.05 \pm 0.74
SMIT Center	1.5	200 \pm 1	74 \pm 2	10.0 \pm 1.2	7.90 \pm 0.89

4/21/2009

Thermal conductivity with C-fibers & CNTs

[Zhong et al, APM'05]




Fig. 1. SEM image of MWCNT from plasma deposition. The scale bar on the left is 1 micron and the one on the right is 200 nm.




Fig. 2. Thermal performances with CNT-coated copper (triangles) or silicon (squares) substrates. The adhesive used was unfilled ECC4865 from GE Silicones, Waterford.

12

CNT arrays for superhydrophobic surfaces for MEMS stiction avoidance [Zhu et al, ECTC'06]




Figure 1. Schematic representations of (a) micro-scale roughness created by photolithography; (b) aligned CNT arrays that establish two-tier roughness; (c) aligned CNT films on patterned silicon surfaces.




Figure 3. SEM images of CNT arrays above aligned CNT films: (a) cylindrical CNT arrays with 6 μm radius, 60 μm pitch, and 4 μm height; (b) cylindrical CNT arrays with 6 μm radius, 30 μm pitch, and 9.5 μm height. SEM images of cylindrical silicon arrays: (c) Si arrays with 6 μm radius, 30 μm pitch, and 4 μm height; (d) Si arrays with 6 μm radius, 60 μm pitch, and 9.5 μm height.