

EE415/515 Fundamentals of Semiconductor Devices Fall 2012

Lecture 15: Power Devices (Chapter 15.4-15.6)

Vertical power BJT

Compare small signal BJTs before




Figure 15.10 | Cross section of typical vertical npn power BJT.




Figure 15.11 | An interdigitated bipolar transistor structure showing the top view and cross-sectional view.

Vertical structure maximizes junction areas
 Small N_C (n^-) permits large V_{CB} before avalanche; n^+ for min contact R
 Large BW (reduced gain) permits large V_{CB} before punch-through
 Interdigitated emitter minimizes emitter crowding

Power BJT characteristics vs small signal

Table 15.1 | Comparison of the characteristics and maximum ratings of small-signal and power BJTs

Parameter	Small-signal BJT (2N2222A)	Power BJT (2N3055)	Power BJT (2N6078)
V_{CE} (max) (V)	40	60	250
I_C (max) (A)	0.8	15	7
P_D (max) (W) (at $T = 25^\circ\text{C}$)	1.2	115	45
β	35–100	5–20	12–70
f_T (MHz)	300	0.8	1

Large base width (punch-through) decreases β
 Large area reduces f_T
 I_C (max) due to connecting wires, I_C for β_{\min} , or max power in saturation
 V_{CE} (max) usually due to avalanche

11/18/2012
ECE 415/515 J. E. Morris
3

Power BJT characteristics

Figure 15.12 | Typical dc beta characteristics (h_{FE} versus I_C) for 2N3055.

Figure 15.13 | Typical collector current versus collector-emitter voltage characteristics of a bipolar transistor, showing breakdown effects.

$V_{CE,sus}$ is min voltage to sustain BJT in breakdown

11/18/2012
ECE 415/515 J. E. Morris
4

Safe operating area (SOA)




Figure 15.14 | The safe operating area (SOA) of a bipolar transistor plotted on (a) linear scales and (b) logarithmic scales.

Secondary breakdown:
 local irregularities → local hot spots → incr local minority carriers
 → incr local gain → positive feedback → thermal runaway

11/18/2012

ECE 415/515 J. E. Morris

5

Ex 15.1 Assume BJT in Fig 15.15 has $I_{C,max}=5A$, $V_{CE,max}=75V$ & $P_T=30W$. Find minimum R_L for Q-point within the SOA for V_{CC} (a) 60V, (b) 40V, & (c) 20V, and find max I_C , V_{CE} for each case. Neglect second breakdown.




Figure 15.16 | Load line and maximum power curve for Example 15.1.

(a) $V_{CEQ} = \frac{V_{CC}}{2} = 30V$

$P_T = I_{CQ} \cdot V_{CEQ}$
 $30 = I_{CQ}(30) \Rightarrow I_{CQ} = 1A$
 $I_C(\max) = 2I_{CQ} = 2A$

$R_L = \frac{V_{CC}}{I_C(\max)} = \frac{60}{2} = 30\Omega$

(b) $V_{CEQ} = \frac{V_{CC}}{2} = 20V$

$P_T = I_{CQ} \cdot V_{CEQ}$
 $30 = I_{CQ}(20) \Rightarrow I_{CQ} = 1.5A$
 $I_C(\max) = 2I_{CQ} = 3A$

$R_L = \frac{V_{CC}}{I_C(\max)} = \frac{40}{3} = 13.3\Omega$

(c) $V_{CEQ} = \frac{V_{CC}}{2} = 10V$

$P(\max) = \left(\frac{1}{2} \cdot I_{C,\max}\right) \cdot V_{CEQ} = \left(\frac{5}{2}\right)(10)$
 $= 25W$
 $I_C(\max) = 5A$


$R_L = \frac{V_{CC}}{I_C(\max)} = \frac{20}{5} = 4\Omega$

11/18/2012

ECE 415/515 J. E. Morris

Darlington pair

$$\begin{aligned}
 i_C &= i_{CA} + i_{CB} \\
 &= \beta_A i_B + \beta_B i_{EA} \\
 &= \beta_A i_B + \beta_B (1 + \beta_A) i_B \\
 \text{So } \beta &= i_C / i_B = \beta_A \beta_B + \beta_A + \beta_B
 \end{aligned}$$



D_1 draws charge from the base of Q_B for faster turn-off

Figure 15.18 | An integrated circuit implementation of the npn Darlington pair configuration.

Figure 15.17 | An npn Darlington pair configuration.

11/18/2012

ECE 415/515 J. E. Morris

7

Power MOSFET structures

Small gate currents control large I_D




Figure 15.20 | Cross section of a double-diffused MOS (DMOS) transistor.




Figure 15.21 | Cross section of a vertical channel MOS (VMOS) transistor.

11/18/2012

ECE 415/515 J. E. Morris

8

Parallel DMOS cell structure




Figure 15.22 | A HEXFET structure.

11/18/2012

ECE 415/515 J. E. Morris

9

Power MOSFET characteristics

Table 15.2 | Characteristics of two power MOSFETs

Parameter	2N6757	2N6792
$V_{DS}(max)$ (V)	150	400
$I_D(max)$ (at $T = 25^\circ C$)	8	2
P_D (W)	75	20




Figure 15.23 | Typical drain-to-source resistance versus drain current characteristics of a MOSFET.

$$R_{CH} = \frac{L}{W\mu_n C_{ox} (V_{GS} - V_T)}$$





Figure 15.24 | Typical characteristics for high-power MOSFETs at various temperatures: (a) transconductance versus drain current; (b) drain current versus gate-to-source voltage. Note I_D decr with T incr at high V_{GS} .

11/18/2012

ECE 415/515 J. E. Morris

10

Power MOSFET SOA

Compare BJT:
 No secondary breakdown
 Faster switching
 Stable gain wrt T





Figure 15.25 | The safe operating area (SOA) of a MOSFET plotted on (a) linear scales and (b) logarithmic scales.

Ex 15.2 For common-source circuit in Fig 15.26, determine required current, voltage, and power ratings of the MOSFET for (a) $R_D=12\Omega$, $V_{DD}=24V$, & (b) $R_D=8\Omega$, $V_{DD}=40V$.



(a) $BV_{DSS} = V_{DD} = 24\text{ V}$

$$I_{D,max} = \frac{V_{DD}}{R_L} = \frac{24}{12} = 2\text{ A}$$

$$P_T = \left(\frac{1}{2} \cdot I_{D,max}\right) \left(\frac{1}{2} \cdot V_{DD}\right) = \left(\frac{2}{2}\right) \left(\frac{24}{2}\right) = 12\text{ W}$$


(b) $BV_{DSS} = V_{DD} = 40\text{ V}$

$$I_{D,max} = \frac{V_{DD}}{R_L} = \frac{40}{8} = 5\text{ A}$$

$$P_T = \left(\frac{1}{2} \cdot I_{D,max}\right) \left(\frac{1}{2} \cdot V_{DD}\right) = \left(\frac{5}{2}\right) \left(\frac{40}{2}\right) = 50\text{ W}$$

Figure 15.27 | Safe operating area and load lines for devices in Example 15.2.

Parasitic BJT in the MOSFET



SD channel width = BJT base width
 For BJT cut-off, need $V_{BE} = V_{CH-S} \sim 0$
 S contact straddles channel, so OK
 But turn-on possible by OFF transient
 (V_{DS} incr, i_{Cgd} in R may turn on BE,
 i.e. "snapback" breakdown)

Figure 15.281 (a) Cross section of vertical MOSFET showing parasitic BJT and distributed resistance; (b) equivalent circuit of MOSFET and parasitic BJT with distributed parameters.

11/18/2012

ECE 415/515 J. E. Morris

13

Thyristors: (PNPN 4-layer devices) Shockley diode





Figure 15.291 (a) The basic four-layer pnpn structure. (b) The initial current-voltage characteristic of the pnpn device.

OFF states:

Forward blocking: J_1 fwd biased
 J_2 rev biased
 J_3 fwd biased
 i.e. two forward, one reverse

Reverse blocking: J_1 rev biased
 J_2 fwd biased
 J_3 rev biased
 i.e. one forward, two reverse

Hence I_A is the diode reverse saturation current

Forward blocking \rightarrow forward conducting when J_2 avalanches
 \rightarrow forward conducting at V_P

ECE 415/515 J. E. Morris

14

4-layer (PNPN) devices
(Shockley diode)




Figure 10.10

A two-terminal p-n-p-n device: (a) basic structure and common circuit symbol; (b) I - V characteristic.

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee. ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.




Figure 10.12

Three bias states of the p-n-p-n diode: (a) the forward-blocking state; (b) the forward-conducting state; (c) the reverse-blocking state.

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee. ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

2-BJT model

(a)

(b)

$$I_{C1} = \alpha_1 I_A + I_{C01} = I_{B2}$$

$$I_{C2} = \alpha_2 I_K + I_{C02} = I_{B1}$$

$$I_A = I_K = I_{C1} + I_{C2} = (\alpha_1 + \alpha_2) I_A + I_{C01} + I_{C02}$$

so
$$I_A = \frac{I_{C01} + I_{C02}}{1 - (\alpha_1 + \alpha_2)}$$

Current gains α_1 & α_2 increase with I_C , so increase I_C , e.g. by avalanche at V_P , so $(\alpha_1 + \alpha_2) \rightarrow 1$

and
$$I_A \rightarrow \infty$$

Figure 15.30 | (a) The splitting of the basic pnpn structure. (b) Two two-transistor equivalent circuit of the four-layer pnpn device.

ECE 415/515 J. E. Morris 17

J₂ at avalanche and beyond

(a)

(b)

At avalanche:
 e⁻s flood into n₁ (I_{B1} in Q₁ base, Q₂ collector)
 h⁺s flood into p₂ (I_{B2} in Q₂ base, Q₁ collector)
 Fwd B-E voltages V₁, V₃ increase
 → I_A increases → α's increase
 Q's driven into saturation

Beyond avalanche:
 V₂ (V_{CB}) forward biased, V_A → V_D (one forward diode voltage drop)

Figure 15.31 | (a) The pnpn device when the J₂ junction starts into avalanche breakdown. (b) The junction voltages in the pnpn structure when the device is in the high-current, low-impedance state.

Figure 15.32 | The current-voltage characteristics of the pnpn device.

11/18/2012 ECE 415/515 J. E. Morris

PNPN analysis (2-transistor model)

$$i_{C1} = \alpha_1 i + I_{CO1} = i_{B2}$$

$$i_{C2} = \alpha_2 i + I_{CO2} = i_{B1}$$


and $i = i_{C1} + i_{C2}$

$$= \alpha_1 i + \alpha_2 i + I_{CO1} + I_{CO2}$$

$$= \frac{I_{CO1} + I_{CO2}}{1 - (\alpha_1 + \alpha_2)}$$

So $i \rightarrow \infty$ as $\alpha_1 + \alpha_2 \rightarrow 1$

Forward blocking:
 J_1, J_3 (both BE junctions) fwd bias
 J_2 (CB) rev bias (active normal mode)
 but i_B 's = i_C 's, so α 's small
 Increase V ($V_{BC1} = V_{CB2}$), current incr,
 injection γ incr, so α 's incr \rightarrow
 regenerative action, and then i_B 's = i_C 's
 forces Q 's into saturation
 i.e. J_2 fwd bias, and $V = 2V_\gamma - V_\gamma = V_\gamma$




Triggering:
 From fwd block \rightarrow fwd conduct
Voltage triggering: Incr $V > V_p$
 BW narrowing &/or
 avalanche multiplication ;
 J_2 breakdown when
 $M_p \alpha_1 + M_n \alpha_2 = 1$
 (BJT $I_{CEO} \rightarrow \infty$ when $M\alpha = 1$)
dv/dt triggering:
 Apply transient fwd V
 J_2 depletion grows by I_{B1} electrons &
 I_{B2} holes; regen action if dv/dt large.

$$i(t) = \frac{d(C_{j2} v_{j2})}{dt} = C_{j2} \frac{dv_{j2}}{dt} + v_{j2} \frac{dC_{j2}}{dt}$$

Figure 10.11 Two-transistor analogy of the p-n-p-n diode.
 From Solid State Electronic Devices, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee.
 ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.
 11/18/2012 ECE 415/515 J. E. Morris 19

Silicon Controlled Rectifier (SCR) or Thyristor: PNPN, but with a gate for triggering

Turn on:
 I_G (I_{B2}) initiates $I_{E2} \rightarrow Q_2$ transistor action $\rightarrow I_{C2} \tau_{t2}$ later $\rightarrow I_{B1} \rightarrow I_{C1} \tau_{t1}$ later
 i.e. transistor action after $\tau_{t1} + \tau_{t2}$ and turns on



Turn off:
 Reduce i below
 "holding current"
 (minimum required
 for $\alpha_1 + \alpha_2 = 1$)

Typically $\tau_{t1} + \tau_{t2} \sim \mu s$, so μs pulse to turn on
 Once on, stays on with $I_G = 0$

Figure 10.13

A semiconductor-controlled rectifier: (a) four-layer geometry and common circuit symbols; (b) I - V characteristics.

From Solid State Electronic Devices, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee.
 ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.
 11/18/2012 ECE 415/515 J. E. Morris 20

External trigger: SCR (semiconductor controlled rectifier)




Figure 15.33 | (a) The three-terminal SCR. (b) The two-transistor equivalent circuit of the three-terminal SCR.

11/18/2012

ECE 415/515 J. E. Morris

21

SCR characteristics








Figure 15.34 | Current-voltage characteristics of an SCR.

11/18/2012

ECE 415/515 J. E. Morris

22





MOS-gated SCR & MOS turn-off SCR




Figure 15.40 | The V groove MOS gated thyristor. (From Baliga [1].)

Figure 15.41 | (a) The MOS turn-off thyristor. (b) Equivalent circuit for the MOS turn-off thyristor. (From Baliga [1].)

11/18/2012

ECE 415/515 J. E. Morris

27

IGBT Designed to improve on SCR gate turn-off

Structure is an SCR with MOSFET that can connect cathode (E2) to C2/B1

p-channel length determined by E & B diffusions, not by gate length
i.e. DMOS:
double-diffused MOSFET

n⁻ region lightly doped, i.e. high R
supports large blocking voltage
Becomes low R in ON state with electrons injected from n⁺ cathode (i.e. conductivity modulated FET (COMFET))




Figure 10.15

Structure of an insulated-gate bipolar transistor.

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee. ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.


11/18/2012

ECE 415/515 J. E. Morris

28

$V_G=0 \rightarrow$ PNP characteristic

For $V_{AK} <$ "offset voltage"
 equivalent circuit as shown in
 next slide:
 (a) MOSFET + series p-i-n diode
 (see previous slide)



For $V_{AK} <$ "offset voltage" equivalent circuit as
 shown in next slide:
 (b) MOSFET characteristics x pnp gain

Figure 10.16

Output current-voltage characteristics of an insulated-gate bipolar transistor (n channel).

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee.
 ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.




Figure 10.17

IGBT equivalent circuit: (a) below the offset voltage, for low V_{AK} ;
 (b) above the offset voltage, for high V_{AK} .

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee.
 ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

Assignment 8(a)

15.7
15.8
15.17
15.19