


EE415/515 Fundamentals of Semiconductor Devices Fall 2012

Lecture 12: Second order MOSFET (Chapter 11)

10/29/2012

J. E. Morris

1



Reminder: Here is what the MOSFET looks like




Figure 6.10

An enhancement-type n-channel MOSFET: (a) isometric view of device and equilibrium band diagram along channel; (b) drain current–voltage output characteristics as a function of gate voltage.

10/29/2012 Fundamentals of Semiconductor Devices, Sixth Edition by Robert F. Streetman and Sanjay Kumar Banerjee ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved. J. E. Morris

Sub-threshold conduction ($V_{GS} < V_T$)




Figure 11.1 | Comparison of ideal and experimental plots of $\sqrt{I_D}$ versus V_{GS} .




Figure 11.2 | Energy-band diagram when $\phi_{fp} < \phi_s < 2\phi_{fp}$.


10/29/2012

J. E. Morris

3

V_{GS} : weak inversion


$$I_D(sub) \propto \left[\exp \frac{eV_{GS}}{kT} \right] \left[1 - \exp - \frac{eV_{DS}}{kT} \right]$$




(a)



(b)



(c)




(d)

Figure 11.3 | (a) Cross section along channel length of n-channel MOSFET. Energy-band diagrams along channel length at (b) accumulation, (c) weak inversion, and (d) inversion.


10/29/2012

J. E. Morris

4



10/29/2012



Sub-threshold Characteristics

- Current is actually *diffusion current*

$$I_D = \mu(C_d + C_{it}) \frac{Z}{L} \left(\frac{kT}{q} \right)^2 \left(1 - \exp \frac{-qV_D}{kT} \right) \exp \frac{q(V_G - V_T)}{c_r} \quad (17)$$

where $c_r = 1 + (C_d + C_{it})/C_i$ (18)

- Inverse of $\log I_D$ vs V_G slope is *subthreshold slope S* which is measured in mV/decade (of current change).
- Typically, $S \approx 70$ mV/decade and at room temperature cannot be less than 65 mV/decade.

$$S = \frac{dV_G}{d(\log I_D)} = \ln 10 \frac{dV_G}{d(\ln I_D)} = 2.3 \frac{kT}{q} \left[1 + \frac{C_d + C_{it}}{C_i} \right] \quad (19)$$

- Hand-waving: equivalent circuit is a series combo of oxide and depletion capacitance (+ fast states). Factor c_r measures how much voltage is dropped on oxide, which is where we need it to get charge in the channel \rightarrow ideal case is that $C_i \gg C_d$
- Problem is that C_d increases with substrate doping
- At lowest $V_G \rightarrow$ no conduction - only p-n junction leakage
- Why is all this important?

10/29/2012

J. E. Morris

7

Channel length modulation




Figure 11.5 | Cross-section of an n-channel MOSFET showing the channel length modulation effect.

$$x_p = \sqrt{\frac{2\epsilon_s}{eN_a} (\phi_{fp} + V_{DS})}, \text{ so}$$

$$\Delta L = \sqrt{\frac{2\epsilon_s}{eN_a} \left[\sqrt{(\phi_{fp} + V_{DS}(sat) + \Delta V_{DS})} - \sqrt{(\phi_{fp} + V_{DS}(sat))} \right]}$$

10/29/2012

J. E. Morris

8

Channel length modulation

For space charge region: $\frac{dE}{dx} = \frac{\rho(x)}{\epsilon_s} = \frac{-eN_a}{\epsilon_s}$

$$\Rightarrow E = -\frac{eN_a x}{\epsilon_s} - E_{sat}$$

$$\phi(x) = -\int E dx = \frac{eN_a x^2}{2\epsilon_s} + E_{sat} x + V_{DS}(sat)$$

so $V_{DS} = \phi(\Delta L) = \frac{eN_a \Delta L^2}{2\epsilon_s} + E_{sat} \Delta L + V_{DS}(sat)$

$$\& \Delta L = \sqrt{\frac{2\epsilon_s}{eN_a} [\sqrt{\phi_{sat} + (V_{DS} - V_{DS}(sat))} - \sqrt{\phi_{sat}}]}$$

where $\phi_{sat} = \frac{2\epsilon_s}{eN_a} \left(\frac{E_{sat}}{2}\right)^2$

Figure 11.6 | Expanded view of cross section near the drain terminal of an n-channel MOSFET showing the channel length modulation effect.

$$I'_D(actual) = \left(\frac{L}{L - \Delta L}\right) I'_D(ideal) \text{ in saturation}$$

$$\Rightarrow \frac{k'_n}{2} \cdot \frac{W}{L} [(V_{GS} - V_T)^2 (1 + \lambda V_{DS})]$$

λ is channel length modulation parameter

$$r_0 = \left(\frac{\partial I'_D}{\partial V_{DS}}\right)^{-1} = \left[\frac{k'_n}{2} \cdot \frac{W}{L} (V_{GS} - V_T)^2 \lambda\right]^{-1} \approx \frac{1}{\lambda I'_D}$$

10/29/2012
J. E. Morris
9

Figure 6.40

Determination of length reduction and source/drain series resistance in a MOSFET. The overall resistance of a MOSFET in the linear region is plotted as a function of channel length, for various substrate biases. The x's mark data points for three different physical gate lengths L .

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee. ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

Short channel effect: experimental

I_D not constant in saturation




Figure 11.7 | Current–voltage characteristics of a MOSFET showing short-channel effects.
(From Sze [22].)

10/29/2012

J. E. Morris

11

Ex 11.1 N-channel MOSFET: $N_a = 2 \times 10^{16} / \text{cm}^3$ & $V_T = 0.4 \text{V}$. Bias $V_{GS} = 0.8 \text{V}$ & $V_{DS} = 2.5 \text{V}$. Find minimum channel length L so the ratio of actual drain current to ideal drain current due to channel length modulation is no larger than 1.35.

$$\frac{I'_D}{I_D} = \frac{L}{L - \Delta L} = \frac{1}{1 - \frac{\Delta L}{L}} = 1.35 \quad \text{or} \quad \frac{\Delta L}{L} = 1 - \frac{1}{1.35} = 0.259$$

From Example 11.1, we have $\Delta L = 0.1807 \mu\text{m}$

$$\text{Then } L = \frac{\Delta L}{0.259} = \frac{0.1807}{0.259} = 0.698 \mu\text{m}$$

10/29/2012

J. E. Morris

12

Mobility variation

1. Transverse electric field

- Channel mobility is **not** equal to bulk mobility. Observation: as V_G is increased μ goes down
- This is interpreted to be due to increase *effective transverse electric field* (Streetman & Bannerjee Fig 6.31, slide 15)
- Non-trivial explanation but interesting side-effect is that reduction seems to be independent of technology details (so called "universal mobility curve")

10/29/2012

J. E. Morris

13

Electric field \rightarrow surface scattering






Figure 11.8 | Vertical electric field in an n-channel MOSFET.


Figure 11.9 | Schematic of carrier surface scattering effects.

10/29/2012

J. E. Morris

14





Ex 11.2 Use Fig 11.10 to determine the effective inversion layer electron mobility for a surface field of $E_{\text{eff}} = 2 \times 10^5 \text{ V/cm}$.

From Figure 11.10, $\mu_n \cong 550 \text{ cm}^2 / \text{V-s}$

Mobility variation

2. Velocity saturation

- Additional effect: *velocity saturation*. Practically all devices have this and not pinch-off
- As a result, I_D is calculated as $I_D(\text{sat}) \approx ZC_i(V_G - V_T)v_s$

where Z is channel width, and v_s is saturation velocity for longitudinal electric field $\xi > \xi_{\text{sat}}$ (Note: $\xi_{\text{max}} = (V_D - V_D(\text{sat})) / \Delta L$)

- What's the big deal? As shown in S&B Fig. 6.32 I_D increases only **linearly** vs. V_G . Is this good or bad?

10/29/2012

J. E. Morris

19





Figure 6.32

Experimental output characteristics of n-channel and p-channel MOSFETs with $0.1\text{-}\mu\text{m}$ channel lengths. The curves exhibit almost equal spacing, indicating a linear dependence of I_D on V_G , rather than a quadratic dependence. We also see that I_D is not constant but increases somewhat with V_D in the saturation region. The p-channel devices have lower currents because hole mobilities are lower than electron mobilities.

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee.
ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

20



Short MOSFET and Scaling

- Long MOSFET I-V plots shown already.
- Problem with velocity saturation already discussed
- What is scaling?
- Think of reducing the size of something on a copy machine. All dimensions are reduced by the same factor.
- However, we need to do something about applied voltage; ideally, it would scale with the same factor, but that has not been possible for some time. This is so-called "constant field" scaling approach. (it has become more like "constant voltage" approach)
- Why scale in the first place? see tables
- New effects with scaling: short-channel effects and hot-electron effects. The latter are (perhaps) not as big a deal now ...

Constant field scaling by $k < 1$




Figure 11.12 | Cross section of (a) original NMOS transistor and (b) scaled NMOS transistor.

$$\frac{I_D}{W} = \frac{\mu_n \epsilon_{ox}}{2t_{ox}L} (V_G - V_T)^2 \Rightarrow \frac{\mu_n \epsilon_{ox}}{2(kt_{ox})(kL)} (kV_G - V_T)^2 \approx \text{constant (Note } V_T)$$

Constant field : kV_G , etc $\Rightarrow kt_{ox}$

$$x_D = \left[\frac{2\epsilon_s (V_{bi} + V_D)}{eN_a} \right]^{1/2} \Rightarrow kx_D \approx \left[\frac{2\epsilon_s (V_{bi} + kV_D)}{e(N_a/k)} \right]^{1/2}$$

Constant field scaling rules

Table 11.1 | Summary of constant-field device scaling

	Device and circuit parameters	Scaling factor ($k < 1$)
Scaled parameters	Device dimensions (L, t_{ox}, W, x_j)	k
	Doping concentration (N_a, N_d)	$1/k$
	Voltages	k
Effect on device parameters	Electric field	1
	Carrier velocity	1
	Depletion widths	k
	Capacitance ($C = \epsilon A/t$)	k
	Drift current	k
Effect on circuit parameters	Device density	$1/k^2$
	Power density	1
	Power dissipation per device ($P = IV$)	k^2
	Circuit delay time ($\approx CV/I$)	k
	Power-delay product ($P\tau$)	k^3

Source: Taur and Ning [23].

Constant field scaling rules (Streetman)

Quantity or dimension	Scaling factor
Surface dimensions (L, Z)	1/K
Vertical dimensions (d, x _i)	1/K
Impurity concentrations	K
Current, voltages	1/K
Current Density	K
Capacitance (per unit area)	K
Transconductance (g _m)	1
Circuit delay time	1/K
Power dissipation	1/K ²
Power density	1
Power-delay product	1/K ³

J. E. Morris

25

Threshold voltage: short channel




Figure 11.13 | Cross section of a long n-channel MOSFET (a) at flat band and (b) at inversion.




Figure 11.14 | Cross section of a short n-channel MOSFET at flat band.


Gate controls less of $Q_{SD}(\max)$ in the channel depletion region

10/29/2012

J. E. Morris

26

Reduces V_T by gate charge sharing.



In our simple model, all transverse field lines emanating from the gate terminate on charges in the substrate.

Figure 6.45

Short channel effect in a MOSFET. Cross-sectional view of MOSFET along the length showing depletion charge sharing (colored regions) between the gate, source and drain.

Problem: there is longitudinal field emanating from source and drain, and also terminating on charges inside the depletion layer → Not all Q_d charge is controlled by the gate! Part that is not controlled by the gate has to be taken out of V_T calculation → **reduction again!**

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee. ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

Short channel V_T reduction

Potential difference $\sim 2\phi_{fp}$ across depletion regions
Hence $x_s \approx x_d \approx x_{dT} = x_{dT}$




Figure 11.15 | Charge sharing in the short-channel threshold voltage model. (From Yau [26].)

$$\text{Geometry} \Rightarrow \frac{L + L'}{2L} = 1 - \frac{r_j}{L} \left(\sqrt{1 + \frac{2x_{dT}}{r_j}} - 1 \right)$$

Bulk charge Q in trapezoid :

$$|Q'_B|L = eN_a x_{dT} \left(\frac{L + L'}{2} \right)$$

$$\text{so } |Q'_B| = eN_a x_{dT} \left[\left(1 - \frac{r_j}{L} \left(\sqrt{1 + \frac{2x_{dT}}{r_j}} - 1 \right) \right) \right]$$

Since $|Q'_{SD}(\text{max})| = eN_a x_{dT}$

$$\Delta V_T = V_{T(\text{short channel})} - V_{T(\text{long channel})}$$

$$= - \frac{eN_a x_{dT}}{C_{ox}} \left[\frac{r_j}{L} \left(\sqrt{1 + \frac{2x_{dT}}{r_j}} - 1 \right) \right]$$

Channel length




Figure 11.16 | Threshold voltage versus channel length for various substrate dopings. (From Yau [26].)




Figure 11.17 | Threshold voltage versus channel length for two values of drain-to-source and body-to-source voltage. (From Yang [25].)

10/29/2012

J. E. Morris

29

Ex 11.3 Calculate the threshold voltage shift due to short channel effects for an N-channel MOSFET with $N_a=10^{16}/\text{cm}^3$, $L=0.75\mu\text{m}$, $r_j=0.25\mu\text{m}$, & $t_{ox}=12\text{nm}$.

$$C_{ox} = \frac{(3.9)(8.85 \times 10^{-14})}{120 \times 10^{-8}} = 2.876 \times 10^{-7} \text{ F/cm}^2$$

$$\phi_{fp} = (0.0259) \ln \left(\frac{10^{16}}{1.5 \times 10^{10}} \right) = 0.3473 \text{ V}$$

$$x_{dT} = \left[\frac{4(11.7)(8.85 \times 10^{-14})(0.3473)}{(1.6 \times 10^{-19})(10^{16})} \right]^{1/2} = 0.30 \times 10^{-4} \text{ cm}$$

$$\Delta V_T = -\frac{eN_a x_{dT}}{C_{ox}} \left[\frac{r_j}{L} \left(\sqrt{1 + \frac{2x_{dT}}{r_j}} - 1 \right) \right] = -\frac{(1.6 \times 10^{-19})(10^{16})(0.30 \times 10^{-4})}{2.876 \times 10^{-7}} \times \left[\frac{0.25}{0.75} \left(\sqrt{1 + \frac{2(0.3)}{0.25}} - 1 \right) \right]$$

$$\Delta V_T = -0.0469 \text{ V}$$

10/29/2012

J. E. Morris

30

Hot electron effects: related to gate charge (traps) formation, injection into the gate (current) and substrate leakage current. Main issue is long-term drift and degradation of characteristics.




Figure 6.41

Short channel effects in MOSFETs. As MOSFETs are scaled down, potential problems due to short channel effects include hot carrier generation (electron-hole pair creation) in the pinch-off region, punch-through breakdown between source and drain, and thin gate oxide breakdown.

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee. ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

Hot electrons





Figure 6.42

Hot carrier degradation in MOSFETs. The linear region transfer characteristics before and after hot carrier stress indicate an increase of V_T and decrease of transconductance (or channel mobility) due to hot electron damage. The damage can be due to hot electron injection into the gate oxide which increases the fixed oxide charge, and increasing fast interface state densities at the oxide-silicon interface (indicated by x).

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee. ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.



Narrow channel effects




Figure 11.18 | Cross section of an n-channel MOSFET showing the depletion region along the width of the device.

Gate controlled bulk charge :

$$\begin{aligned}
 |Q_B| &= |Q_{B0}| + |\Delta Q_B| \\
 &= eN_a W L x_{dT} + eN_a L x_{dT} (\xi x_{dT}) \\
 &= eN_a W L x_{dT} \left(1 + \frac{\xi x_{dT}}{W} \right)
 \end{aligned}$$

where ΔQ_B is the extra charge at the edges of the channel
 and ξ is a fitting parameter for the lateral space charge width
 ($\xi = \pi/2$ if edges are semi-circular)

$$\Delta V_T = \frac{eN_a x_{dT}}{C_{ox}} \left(\frac{\xi x_{dT}}{W} \right) \Rightarrow \text{incr as } W \text{ decr}$$




Figure 6.47

Narrow width effect in a MOSFET. Cross-sectional view of MOSFET along the width, showing additional depletion charge (colored regions) underneath the field or the LOCOS isolation regions.

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee. ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved. 35

V_T channel width effect






Figure 11.19 | Threshold voltage versus channel width (solid curves, theoretical; points, experimental). (From Akers and Sanchez [1].)



Ex 11.4 $N_a=10^{16}/\text{cm}^3$ & $t_{\text{ox}}=8\text{nm}$. Determine the channel width so the threshold voltage shift is limited to $\Delta V_T=0.1\text{V}$.

$$\phi_{fp} = (0.0259) \ln \left(\frac{10^{16}}{1.5 \times 10^{10}} \right) = 0.3473 \text{ V}$$

$$x_{dT} = \left[\frac{4(11.7)(8.85 \times 10^{-14})(0.3473)}{(1.6 \times 10^{-19})(10^{16})} \right]^{1/2} = 0.30 \times 10^{-4} \text{ cm}$$

$$C_{\text{ox}} = \frac{(3.9)(8.85 \times 10^{-14})}{80 \times 10^{-8}} = 4.314 \times 10^{-7} \text{ F/cm}^2$$

$$W = \frac{eN_a \left(\frac{\pi}{2} x_{dT}^2 \right)}{C_{\text{ox}} (\Delta V_T)} = \frac{(1.6 \times 10^{-19})(10^{16}) \left(\frac{\pi}{2} \right) (0.30 \times 10^{-4})^2}{(4.314 \times 10^{-7})(0.1)}$$

$$W = 5.243 \times 10^{-5} \text{ cm} \text{ or } W = 0.524 \mu\text{m}$$

10/29/2012

J. E. Morris

39

Breakdown: Avalanche




Figure 11.21 | Curvature effect on the electric field in the drain junction.

10/29/2012

J. E. Morris

40

Parasitic BJT & snapback





Figure 11.23 | (a) Cross section of the n-channel MOSFET. (b) Equivalent circuit including the parasitic bipolar transistor.

10/29/2012

J. E. Morris

41

Parasitic BJT



Drain near-avalanche increases current and ohmic voltage drop increases V_{BE} and turns on BJT

Figure 11.24 | (a) Substrate current-induced voltage drop caused by avalanche multiplication at the drain. (b) Currents in the parasitic bipolar transistor.

10/29/2012

J. E. Morris

42

Snapback




Figure 11.22 | Current-voltage characteristic showing the snapback breakdown effect.

For open - base BJT

$$I_C = \alpha I_E + I_{CBO}$$

$$I_C = I_E \text{ so } I_C = \alpha I_C + I_{CBO}$$

$$= \frac{I_{CBO}}{1 - \alpha}$$

But at breakdown, I_C multiplied by M

$$\text{so } I_C = M(\alpha I_C + I_{CBO})$$

$$= \frac{MI_{CBO}}{1 - \alpha M} \rightarrow \infty \text{ when } \alpha M \rightarrow 1$$

$$\text{Typically } M = \frac{1}{1 - (V_{CE}/V_{BD})^m}, m = 3 \text{ to } 6$$

10/29/2012

J. E. Morris

43

Drain-induced Barrier Lowering (DIBL)

- Junctions too deep or doping too low \rightarrow source and drain start "interacting". This results in **reduction of barrier** for electron injection into channel. \rightarrow reduction in V_T at higher V_D
- Think of it as drain voltage "pulling down" the potential on the source side
- Solutions: increased substrate doping and shallow (scaled depth) junctions.
- Uniformly increasing doping has bad side-effects; halo implants could be used, but
- How is this reflected in I-V curves and what are the circuit implications?
- What's a model for this?

$$I_D \propto (L - \Delta L)^{-1} \approx L^{-1}(1 + \Delta L/L) = (1 + \lambda V_D)/L$$

$$I_D = \frac{Z}{2L} \mu_n C_i (V_G - V_T)^2 (1 + \lambda V_D)$$



which produces a slope in output characteristics.

- Parameter λ is a fitting parameter that includes all possible effects

10/29/2012

J. E. Morris

44



DIBL: Drain-induced barrier lowering





Figure 11.26 | Typical I - V characteristics of a MOSFET exhibiting punch-through effects.

10/29/2012

J. E. Morris

47



And finally: Gate-induced Drain Leakage

Figure 6.48

Gate-induced drain leakage in MOSFETs. The band diagram for the location shown in color is plotted as a function of depth in the gate-drain overlap region, indicating band-to-band tunneling and creation of electron-hole pairs in the drain region in the Si substrate.

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee. ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

48

Ex 11.5 Calculate the theoretical punch-through voltage for an N-channel MOSFET with substrate doping $N_a=3 \times 10^{16}/\text{cm}^3$, source/drain doping $N_d=10^{16}/\text{cm}^3$, & $L=0.8 \mu\text{m}$. Assume an abrupt junction and that the source and body are grounded.

$$V_{bi} = V_t \ln \left(\frac{N_a N_d}{n_i^2} \right) = (0.0259) \ln \left[\frac{(3 \times 10^{16})(10^{19})}{(1.5 \times 10^{10})^2} \right] = 0.902 \text{ V}$$

$$x_{d0} = \left[\frac{2 \epsilon_s V_{bi}}{e N_a} \right]^{1/2} = \left[\frac{2(11.7)(8.85 \times 10^{-14})(0.902)}{(1.6 \times 10^{-19})(3 \times 10^{16})} \right]^{1/2} = 1.973 \times 10^{-5} \text{ cm} = 0.1973 \mu\text{m}$$

$$x_d = L - x_{d0} = 0.8 - 0.1973 = 0.6027 \mu\text{m}$$

Also $x_d = \left[\frac{2 \epsilon_s (V_{bi} + V_{DS})}{e N_a} \right]^{1/2}$ or $V_{bi} + V_{DS} = \frac{x_d^2 e N_a}{2 \epsilon_s} = \frac{(0.6027 \times 10^{-4})^2 (1.6 \times 10^{-19})(3 \times 10^{16})}{2(11.7)(8.85 \times 10^{-14})}$

$$V_{bi} + V_{DS} = 8.419 \text{ V} \quad \text{Then} \quad V_{DS} = 8.419 - 0.902 = 7.52 \text{ V}$$

Lightly doped drain (LDD)




Figure 11.27 | (a) The lightly doped drain (LDD) structure. (b) Conventional structure. (From Ogura et al. [12].)

n⁻ region reduces local fields

Lightly doped drain (LDD)




Figure 11.28 | Magnitude of the electric field at the Si-SiO₂ interface as a function of distance; $V_{DS} = 10$ V. $V_{SB} = 2$ V, $V_{GS} = V_T$. (From Ogura et al. [12].)

10/29/2012

J. E. Morris

51

Threshold Voltage

Obviously, controlling V_T is very important. How is it done?

1. Choice of gate electrode
2. Control of gate oxide C_i
3. control of doping (typically using ion implantation)
4. Special case: using substrate bias

Starting point is

$$V_T = \phi_{ms} - \frac{Q_i}{C_i} - \frac{Q_d}{C_i} + 2\phi_F$$

- S & B Fig. 6.33 illustrates what's going on.

10/29/2012

J. E. Morris

52




Figure 6.33

Cross section of a MOSFET. This high resolution transmission electron micrograph of a silicon Metal–Oxide Semiconductor Field Effect Transistor shows the silicon channel and metal gate separated by a thin (40 Å, 4 nm) silicon–dioxide insulator. The inset shows a magnified view of the three regions, in which individual rows of atoms in the crystalline silicon can be distinguished. (Photograph courtesy of AT&T Bell Laboratories.)

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee. ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

53

V_T Control

- Until recently, choice of gate materials was limited. In recent years, it has become possible to *control* the properties of metals, such as their work function. Critical for recent success of deeply scaled devices.
- More traditionally, $n+$ and $p+$ gates are used. "Nice" metal would have so-called mid-gap workfunction.
- 2nd and 3rd terms are reduced by increasing C_i (which is also good for drive current) \rightarrow reduction in absolute value of V_T
- How is C_i increased? Two options
- Changing doping underneath (preferably) or in the channel
- Net effect: increase of, say, N_a^- *locally* so it looks as if the substrate has a larger doping for n-channel devices $\rightarrow V_T$
- For p-channel, implanting boron will compensate some of the N_D^+ which would make the doping look smaller and make V_T less negative.




Figure 6.34

Thin oxide in the gate region and thick oxide in the field between transistors for V_T control (not to scale).

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee. ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved. 55




Figure 6.35

Adjustment of V_T in a p-channel transistor by boron implantation: (a) boron ions are implanted through the thin gate oxide but are absorbed within the thick oxide regions; (b) variation of implanted boron concentration in the gate region—here the peak of the boron distribution lies just below the Si surface.

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee. ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved. 56




Figure 6.36

Typical variation of V_T for a p-channel device with increased implanted boron dose. The originally enhancement p-channel transistor becomes a depletion-mode device ($V_T > 0$) by sufficient B implantation.

From *Solid State Electronic Devices*, Sixth Edition, by Ben G. Streetman and Sanjay Kumar Banerjee. ISBN 0-13-149726-X. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

VT Adjustment by Ion Implantation

(a) $\Delta V_T = + \frac{eD_I}{C_{ox}}$

for D_I acceptors/unit area implanted into P - substrate
 Negative ΔV_T if donors implanted.

(b) For $x_1 < x_{dT} \Rightarrow V_T = V_{T0} + \frac{eD_I}{C_{ox}}$ where $D_I = (N_s - N_a)x_1$

For $x_1 < x_{dT} \Rightarrow x_{dT} \rightarrow \sqrt{\frac{2\epsilon_s}{eN_a} \left[2\phi_{fp} - \frac{ex_f^2}{2\epsilon_s} (N_s - N_a) \right]^{1/2}}$




Figure 11.29 (a) Ion-implanted profile approximated by a delta function. (b) Ion-implanted profile approximated by a step function in which the depth x_1 is less than the space charge width x_{dT} .

Ex 11.6 Si MOSFET: $N_a=10^{15}/\text{cm}^3$, p+ poly-Si gate with an initial FB voltage $V_{FB0}=+0.95\text{V}$, $t_{ox}=12\text{nm}$. A final threshold voltage $V_T=+0.40\text{V}$ is required. Assume the idealized delta function of Fig 11.29(a) for the ion implant profile. (a) Which type of ion (donor or acceptor) should be implanted? (b) Calculate the ion dose D_I required.

We find $\phi_{fp0} = (0.0259) \ln\left(\frac{10^{15}}{1.5 \times 10^{10}}\right) = 0.2877 \text{ V}$

$$x_{dTO} = \left[\frac{4 \epsilon_s V_{bi}}{e N_a} \right]^{1/2} = \left[\frac{4(11.7)(8.85 \times 10^{-14})(0.2877)}{(1.6 \times 10^{-19})(10^{15})} \right]^{1/2} = 8.630 \times 10^{-5} \text{ cm} = 0.863 \mu\text{m}$$

$$C_{ox} = \frac{(3.9)(8.85 \times 10^{-14})}{120 \times 10^{-8}} = 2.876 \times 10^{-7} \text{ F/cm}^2$$

The initial threshold voltage is

$$V_{T0} = V_{FB0} + 2\phi_{fp0} + \frac{e N_a x_{dTO}}{C_{ox}} = +0.95 + 2(0.2877) + \frac{(1.6 \times 10^{-19})(10^{15})(8.63 \times 10^{-5})}{2.876 \times 10^{-7}}$$

$$V_{T0} = 1.573 \text{ V}$$

Now $V_T = V_{T0} + \Delta V_T$ i.e. $0.40 = 1.573 + \Delta V_T \Rightarrow \Delta V_T = -1.173 \text{ V}$

Negative $\Delta V_T \Rightarrow$ implant donor ions

$$\text{Now } |\Delta V_T| = \frac{e D_I}{C_{ox}} \text{ or } D_I = \frac{|\Delta V_T| C_{ox}}{e} = \frac{(1.173)(2.876 \times 10^{-7})}{1.6 \times 10^{-19}} = 2.11 \times 10^{12} \text{ cm}^{-2}$$

Radiation-induced oxide charge




Figure 11.30 | Schematic of ionizing radiation-induced processes in a MOS capacitor with a positive gate bias. (From Ma and Dressendorfer [7].)

Radiation-induced oxide charge




Figure 11.31 | Radiation-induced flat-band voltage shift in an MOS capacitor as a function of applied gate bias during irradiation.

(From Ma and Dressendorfer [7].)

10/29/2012

J. E. Morris

61

Ex 11.7 Calculate the threshold voltage shift due to radiation-induced oxide charge trapping, for a MOS device with oxide thickness t_{ox} of (a) 12nm & (b) 8nm. (c) What can be said about ΔV_T as t_{ox} decreases?

Assume an ionizing pulse creates 10^{18} EHPs/cm³ in the oxide, and that the electrons are swept out through the gate terminal with zero recombination, and that 20% of the holes are trapped at the oxide-semiconductor interface.

$$(a) N_h = (10^{18})(120 \times 10^{-8}) = 1.2 \times 10^{12} \text{ cm}^{-2}$$

$$Q'_{ss} = (1.2 \times 10^{12})(0.2) = 2.4 \times 10^{11} \text{ cm}^{-2}$$

$$C_{ox} = \frac{(3.9)(8.85 \times 10^{-14})}{120 \times 10^{-8}} = 2.876 \times 10^{-7} \text{ F/cm}^2$$

$$\text{Then } \Delta V_T = -\frac{Q'_{ss}}{C_{ox}} = -\frac{(2.4 \times 10^{11})(1.6 \times 10^{-19})}{2.876 \times 10^{-7}} = -0.134 \text{ V}$$

$$(b) N_h = (10^{18})(80 \times 10^{-8}) = 8 \times 10^{11} \text{ cm}^{-2}$$

$$Q'_{ss} = (8 \times 10^{11})(0.2) = 1.6 \times 10^{11} \text{ cm}^{-2}$$

$$C_{ox} = \frac{(3.9)(8.85 \times 10^{-14})}{80 \times 10^{-8}} = 4.314 \times 10^{-7} \text{ F/cm}^2$$

$$\text{Then } \Delta V_T = -\frac{Q'_{ss}}{C_{ox}} = -\frac{(1.6 \times 10^{11})(1.6 \times 10^{-19})}{4.314 \times 10^{-7}} = -0.0593 \text{ V}$$

10/29/2012

(c) Threshold voltage shift decreases when the oxide thickness decreases.

Radiation-induced interface states




Figure 11.32 | Threshold voltage versus total ionizing radiation dose of (a) an n-channel MOSFET and (b) a p-channel MOSFET.
(From Ma and Dressendorfer [7].)




Figure 11.33 | Subthreshold current versus gate voltage of a MOSFET prior to irradiation and at four total radiation dose levels.
(From Ma and Dressendorfer [7].)

10/29/2012

J. E. Morris

63

Radiation-induced interface states




Figure 11.34 | Radiation-induced interface state density versus time after a pulse of ionizing radiation for several values of oxide electric field.
(From Ma and Dressendorfer [7].)

10/29/2012

J. E. Morris

64

Hot electron charging




Figure 11.35 | Hot carrier generation, current components, and electron injection into the oxide.

10/29/2012

J. E. Morris

65

Assignment #6

10.36	11.2
10.42	11.5
10.47	11.10
10.52	11.17

10/29/2012

J. E. Morris

66