

EE415/515 Fundamentals of Semiconductor Devices Fall 2012

Lecture 10: MOS Capacitor (Chapter 10.1, 10.2)

MOS capacitor **Assume p-type substrate, i.e. N-channel device**




Figure 10.1 | The basic MOS capacitor structure.

Capacitance/unit area $C' = \frac{\epsilon_{ox}}{t_{ox}}$

Charge/unit area $Q' = C'V$

Metal "gate"

MOS=metal-oxide-semiconductor

Negative gate bias




Figure 10.2 | (a) A parallel-plate capacitor showing the electric field and conductor charges. (b) A corresponding MOS capacitor with a negative gate bias showing the electric field and charge flow. (c) The MOS capacitor with an accumulation layer of holes.

Positive gate bias




Figure 10.3 | The MOS capacitor with a moderate positive gate bias, showing (a) the electric field and charge flow and (b) the induced space charge region.

Negative space charge region is depleted of holes
→ immobile negative acceptor ions

Band-bending with applied bias: accumulation & depletion regions




Figure 10.4 | The energy-band diagram of a MOS capacitor with a p-type substrate for (a) a zero applied gate bias showing the *ideal* case, (b) a negative gate bias, and (c) a moderate positive gate bias.

10/17/2012

ECE 415/515 J. E. Morris

5

Increased positive bias: "Inversion"




Figure 10.5 | The energy-band diagram of the MOS capacitor with a p-type substrate for a "large" positive gate bias.

10/17/2012

ECE 415/515 J. E. Morris

6

N-type substrate




Figure 10.6 | The MOS capacitor with an n-type substrate for (a) a positive gate bias and (b) a moderate negative gate bias.

10/17/2012

ECE 415/515 J. E. Morris

7

Accumulation, depletion, & p-channel inversion




Figure 10.7 | The energy-band diagram of the MOS capacitor with an n-type substrate for (a) a positive gate bias, (b) a moderate negative bias, and (c) a "large" negative gate bias.

10/17/2012

Surface potential ϕ_s , depletion width, & inversion




Figure 10.8 | The energy-band diagram in the p-type semiconductor, indicating surface potential.

Figure 10.9 | The energy-band diagram in the p-type semiconductor at the threshold inversion point.

$$\phi_{fp} = \frac{E_{Fi} - E_F}{e} = \frac{kT}{e} \ln \frac{N_a}{n_i}$$

ϕ_s = potential across space charge layer

Compare one - sided pn junction : $x_d = \sqrt{\frac{2\epsilon_s \phi_s}{eN_a}}$

Define the "inversion threshold" when $\phi_s = 2\phi_{fp}$

Inversion threshold \Rightarrow threshold gate voltage

At threshold : inversion region width

$$x_{dT} = \sqrt{\frac{4\epsilon_s \phi_{fp}}{eN_a}} = \sqrt{\frac{4\epsilon_s kT}{eN_a} \ln \frac{N_a}{n_i}}$$

Increase bias beyond threshold :

x_{dT} changes little

ϕ_s & surface electron density incr

Ex 10.1 Find x_{dT} for an oxide to p-type Si junction at 300K with $N_a=2 \times 10^{15}/\text{cm}^3$. Does x_{dT} increase or decrease as N_a increases?

$$\begin{aligned} \phi_{fp} &= V_t \ln \left(\frac{N_a}{n_i} \right) = (0.0259) \ln \left(\frac{2 \times 10^{15}}{1.5 \times 10^{10}} \right) \\ &= 0.3056 \text{ V} \\ x_{dT} &= \left\{ \frac{4\epsilon_s \phi_{fp}}{eN_a} \right\}^{1/2} \\ &= \left\{ \frac{4(11.7)(8.85 \times 10^{-14})(0.3056)}{(1.6 \times 10^{-19})(2 \times 10^{15})} \right\}^{1/2} \\ x_{dT} &= 6.29 \times 10^{-5} \text{ cm} \\ \text{or } x_{dT} &= 0.629 \mu\text{m} \end{aligned}$$

P-channel inversion threshold




Figure 10.10 | The energy-band diagram in the n-type semiconductor at the threshold inversion point.

x_{dT} variation with N_a, N_d




Figure 10.11 | Maximum induced space charge region width versus semiconductor doping.

Surface charge density

Electron concentration $n = n_i \exp \frac{E_F - E_{Fi}}{kT}$

so electron inversion charge density

$$n_s = n_i \exp \frac{e(\phi_{fp} + \Delta\phi_s)}{kt}$$

$$= n_i \exp \frac{e\phi_{fp}}{kt} \exp \frac{e\Delta\phi_s}{kt} = n_{st} \exp \frac{e\Delta\phi_s}{kt}$$

where $n_{st} = n_i \exp \frac{e\phi_{fp}}{kt}$

= electron concentration at threshold,

and $\Delta\phi_s = \phi_s - 2\phi_{fp}$

Note n_s incr rapidly with ϕ_s (gate voltage),
so x_{dT} approx constant




Figure 10.12 | Electron inversion charge density as a function of surface potential.

10/17/2012

ECE 415/515 J. E. Morris

13




Figure 6.14

Variation of space-charge density in the semiconductor as a function of the surface potential ϕ_s for p-type silicon with $N_a = 4 \times 10^{15} \text{ cm}^{-3}$ at room temperature. p_s and n_s are the hole and electron concentrations at the surface, ϕ_F is the potential difference between the Fermi level and the intrinsic level of the bulk. (Garrett and Brattain, Phys. Rev., 99, 376 (1955).)

Work function effects




Figure 10.13 | (a) Energy levels in a MOS system prior to contact and (b) energy-band diagram through the MOS structure in thermal equilibrium after contact.

10/17/2012


Φ_m' & χ' "modified" for e- injection into oxide conduction band

Work function effects

$$(e\phi_m' + e\chi_i) + eV_{ox0} = (e\chi' + e\chi_i) + \frac{E_g}{2} - (e\phi_{s0} - e\phi_{fp})$$

$$\text{i.e. } V_{ox0} + \phi_{s0} = - \left[\phi_m' - \left(\chi' + \frac{E_g}{2e} + \phi_{fp} \right) \right] = -\phi_{ms}$$

where ϕ_{ms} is the metal - semiconductor work function difference



ECE 415/515 J. E. Morris

16

Ex 10.2 Find ϕ_{ms} for Al-SiO₂ $\phi_m' = 3.20V$ and Si-SiO₂ $\chi' = 3.25eV$. Assume $E_g = 1.12eV$ and $N_a = 10^{16}/cm^3$.

$$\begin{aligned} \phi_{fp} &= V_t \ln\left(\frac{N_a}{n_i}\right) = (0.0259)\ln\left(\frac{10^{16}}{1.5 \times 10^{10}}\right) \\ &= 0.347 \text{ V} \\ \phi_{ms} &= \left[\phi_m' - \left(\chi' + \frac{E_g}{2e} + \phi_{fp} \right) \right] \\ &= [3.20 - (3.25 + 0.56 + 0.347)] \\ \phi_{ms} &= -0.957 \text{ V} \end{aligned}$$

10/17/2012

ECE 415/515 J. E. Morris

17

(Degenerate) polysilicon gates




Figure 10.14 | Energy-band diagram through the MOS structure with a p-type substrate at zero gate bias for (a) an n⁺ polysilicon gate and (b) a p⁺ polysilicon gate.

Degenerate $\rightarrow E_F = E_c$ or E_v In practice, E_F possibly 0.1 - 0.2eV above E_c or below E_v

n⁺ polysilicon :

p⁺ polysilicon :


$$\phi_{ms} = \left[\chi' - \left(\chi' + \frac{E_g}{2e} + \phi_{fp} \right) \right] = - \left(\frac{E_g}{2e} + \phi_{fp} \right) \quad \phi_{ms} = \left[\left(\chi' + \frac{E_g}{e} \right) - \left(\chi' + \frac{E_g}{2e} + \phi_{fp} \right) \right] = \left(\frac{E_g}{2e} - \phi_{fp} \right)$$

10/17/2012

ECE 415/515 J. E. Morris

18

N-type substrate (negative bias)



$$\phi_{ms} = \phi_m' - \left(\chi' + \frac{E_g}{2e} + \phi_{fn} \right)$$

Figure 10.15 | Energy-band diagram through the MOS structure with an n-type substrate for a negative applied gate bias.

10/17/2012

ECE 415/515 J. E. Morris

19

Φ_{ms} vs substrate doping for various gate materials




Figure 10.16 | Metal–semiconductor work function difference versus doping for aluminum, gold, and n⁺ and p⁺ polysilicon

(From Sze [17] and Werner [20].)

10/17/2012

ECE 415/515 J. E. Morris

Flat band voltage

(=gate voltage for zero semiconductor band bending
i.e. for zero net space charge)

For zero gate voltage :

$$V_{ox0} + \phi_{s0} = -\phi_{ms}$$

For gate voltage $V_G = \Delta V_{ox} + \Delta \phi_s$

$$= (V_{ox} - V_{ox0}) + (\phi_s - \phi_{s0})$$

$$= V_{ox} + \phi_s + \phi_{ms}$$

Figure 10.17 | Energy-band diagram of a MOS capacitor at flat band.

10/17/2012
ECE 415/515 J. E. Morris
21

Oxide charge

May have Q'_{ss} /unit area trapped charge

For zero net oxide charge at flat band :

$$Q'_m + Q'_{ss} = 0, \text{ i.e. } C_{ox} V_{ox} + Q'_{ss} = 0$$

i.e. $V_{ox} = \frac{-Q'_{ss}}{C_{ox}}$ and $V_G \Rightarrow V_{FB} = \phi_{ms} - \frac{Q'_{ss}}{C_{ox}}$

since $\phi_s = 0$ at the flat band condition

Figure 10.18 | Charge distribution in a MOS capacitor at flat band.

10/17/2012
ECE 415/515 J. E. Morris
22

Ex 10.3 Find V_{FB} for a MOS capacitor with a n+ poly-Si gate and $N_a=2 \times 10^{15}/\text{cm}^3$, $t_{ox}=4\text{nm}$, $Q'_{ss}=2 \times 10^{10}\text{e}/\text{cm}^2$. What is ϕ_{ms} ?

From Figure 10.16, $\phi_{ms} \cong -1.03\text{ V}$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{(3.9)(8.85 \times 10^{-14})}{40 \times 10^{-8}} = 8.629 \times 10^{-7} \text{ F/cm}^2$$

Then

$$V_{FB} = \phi_{ms} - \frac{Q'_{ss}}{C_{ox}} = -1.03 - \frac{(2 \times 10^{10})(1.6 \times 10^{-19})}{8.629 \times 10^{-7}} = -1.034 \text{ V}$$





Figure 10.16 | Metal-semiconductor work function difference versus doping for aluminum, gold, and n⁺ and p⁺ polysilicon gates. (From See [17] and Werner [20].)

10/17/2012

ECE 415/515 J. E. Morris

Threshold voltage = gate voltage for the inversion threshold



Threshold : $\phi_s = 2\phi_{fn}$ or $2\phi_{fp}$

Charge conservation

$$\Rightarrow Q'_{mT} + Q'_{ss} = |Q'_{SD}(\text{max})| = eN_a x_{dT}$$

(Assumes :

inversion electron density = 0 at the threshold)

Figure 10.19 | Charge distribution in a MOS capacitor with a p-type substrate at the threshold inversion point.

10/17/2012

ECE 415/515 J. E. Morris

24

Threshold voltage




Figure 10.20 | Energy-band diagram through the MOS structure with a positive applied gate bias.

$$\begin{aligned}
 V_G &= \Delta V_{ox} + \Delta \phi_s = V_{ox} + \phi_s + \phi_{ms} \\
 V_{TN} &= V_{oxT} + 2\phi_{fp} + \phi_{ms} \\
 &= \frac{Q'_{mT}}{C_{ox}} + 2\phi_{fp} + \phi_{ms} \\
 &= \frac{|Q'_{SD}(\max)|}{C_{ox}} - \frac{Q'_{ss}}{C_{ox}} + 2\phi_{fp} + \phi_{ms} \\
 &= \frac{t_{ox}}{\epsilon_{ox}} \left(|Q'_{SD}(\max)| - Q'_{ss} \right) + 2\phi_{fp} + \phi_{ms} \\
 &= V_{FB} + \frac{|Q'_{SD}(\max)|}{C_{ox}} + 2\phi_{fp}
 \end{aligned}$$

10/17/2012

ECE 415/515 J. E. Morris

25

Ex 10.4 Find ϕ_{ms} & V_{TN} for Si MOS device at 300K with a p⁺ polysilicon gate, $N_a = 2 \times 10^{16} / \text{cm}^3$, $t_{ox} = 8 \text{ nm}$, $Q'_{ss} = 2 \times 10^{10} / \text{cm}^2$.

From Figure 10.16, $\phi_{ms} \cong +0.28 \text{ V}$

We find

$$\begin{aligned}
 \phi_{fp} &= V_i \ln \left(\frac{N_a}{n_i} \right) = (0.0259) \ln \left(\frac{2 \times 10^{16}}{1.5 \times 10^{10}} \right) \\
 &= 0.3653 \text{ V} \\
 x_{dT} &= \left\{ \frac{4 \epsilon_s \phi_{fp}}{e N_a} \right\}^{1/2} \\
 &= \left\{ \frac{4(11.7)(8.85 \times 10^{-14})(0.3653)}{(1.6 \times 10^{-19})(2 \times 10^{16})} \right\}^{1/2} \\
 &= 2.174 \times 10^{-5} \text{ cm}
 \end{aligned}$$

$$\begin{aligned}
 |Q'_{SD}(\max)| &= e N_a x_{dT} \\
 &= (1.6 \times 10^{-19})(2 \times 10^{16})(2.174 \times 10^{-5}) \\
 &= 6.958 \times 10^{-8} \text{ C/cm}^2
 \end{aligned}$$

Then

$$\begin{aligned}
 V_{TN} &= \left(|Q'_{SD}(\max)| - Q'_{ss} \right) \left(\frac{t_{ox}}{\epsilon_{ox}} \right) + \phi_{ms} + 2\phi_{fp} \\
 &= \frac{[(6.958 \times 10^{-8}) - (1.6 \times 10^{-19})(2 \times 10^{10})](80 \times 10^{-8})}{(3.9)(8.85 \times 10^{-14})} + 0.28 + 2(0.3653) \\
 V_{TN} &= 0.1539 + 0.28 + 2(0.3653) \\
 &= 1.16 \text{ V}
 \end{aligned}$$

10/17/2012

ECE 415/515 J. E. Morris

26

Depletion/enhancement modes





Figure 10.21 | Threshold voltage of an n-channel MOSFET versus the p-type substrate doping concentration for various values of oxide trapped charge ($t_{ox} = 500 \text{ \AA}$, aluminum gate).

N-type substrate

$$V_{TP} = \frac{t_{ox}}{\epsilon_{ox}} \left(-|Q'_{SD}(\max)| - Q'_{ss} \right) - 2\phi_{fn} + \phi_{ms}$$



$$\phi_{ms} = \phi'_m - \left(\chi' + \frac{E_g}{2} - \phi_{fn} \right)$$

$$|Q'_{SD}(\max)| = eN_d x_{dT}$$

$$x_{dT} = \sqrt{\frac{4\epsilon_s \phi_{fn}}{eN_d}}$$

$$\phi_{fn} = \frac{kT}{e} \ln \frac{N_d}{n_i}$$

Figure 10.22 | Threshold voltage of a p-channel MOSFET versus the n-type substrate doping concentration for various values of oxide trapped charge ($t_{ox} = 500 \text{ \AA}$, aluminum gate).

Ex 10.5 Find V_{TN} for n-type Si/SiO₂ MOS capacitor at 300K for: p⁺ poly-Si gate, $N_d=2 \times 10^{16}/\text{cm}^3$, $t_{ox}=20\text{nm}$, $Q'_{ss}=5 \times 10^{10}/\text{cm}^2$. Determine the threshold voltage. Is it a depletion or enhancement mode device?

From Figure 10.16, $\phi_{ms} \cong 1.06\text{ V}$

We find

$$\begin{aligned} \phi_{fn} &= V_i \ln\left(\frac{N_d}{n_i}\right) = (0.0259) \ln\left(\frac{2 \times 10^{16}}{1.5 \times 10^{10}}\right) \\ &= 0.3653\text{ V} \\ x_{dT} &= \left\{ \frac{4 \epsilon_s \phi_{fn}}{e N_d} \right\}^{1/2} \\ &= \left\{ \frac{4(11.7)(8.85 \times 10^{-14})(0.3653)}{(1.6 \times 10^{-19})(2 \times 10^{16})} \right\}^{1/2} \\ &= 2.174 \times 10^{-5}\text{ cm} \end{aligned}$$

$$\begin{aligned} |Q'_{SD}(\text{max})| &= e N_d \phi_{fn} \\ &= (1.6 \times 10^{-19})(2 \times 10^{16})(2.1744 \times 10^{-5}) \\ &= 6.958 \times 10^{-8}\text{ C/cm}^2 \end{aligned}$$

Now

$$\begin{aligned} V_{TP} &= [-|Q'_{SD}(\text{max})| - Q'_{ss}] \left(\frac{t_{ox}}{\epsilon_{ox}} \right) + \phi_{ms} - 2\phi_{fn} \\ &= \left[-(6.958 \times 10^{-8}) - (5 \times 10^{10})(1.6 \times 10^{-19}) \right] (200 \times 10^{-8}) \\ &\quad + 1.06 - 2(0.3653) \\ V_{TP} &= -0.4495 + 1.06 - 2(0.3653) \\ \text{or } V_{TP} &= -0.12\text{ V} \end{aligned}$$

Capacitance-Voltage Characteristics: Accumulation, depletion, & inversion modes




Figure 10.23 (a) Energy-band diagram through a MOS capacitor for the accumulation mode. (b) Differential charge distribution at accumulation for a differential change in gate voltage.

$$C'(accumul) = C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

C-V Depletion mode




Figure 10.24 | (a) Energy-band diagram through a MOS capacitor for the depletion mode. (b) Differential charge distribution at depletion for a differential change in gate voltage.

$$\frac{1}{C'(depl)} = \frac{1}{C_{ox}} + \frac{1}{C'_{SD}}$$

$$\Rightarrow C'(depl) = \frac{C_{ox} C'_{SD}}{C_{ox} + C'_{SD}} = \frac{C_{ox}}{1 + \frac{C_{ox}}{C'_{SD}}} = \frac{\epsilon_{ox}}{t_{ox} + \frac{\epsilon_{ox}}{\epsilon_s} x_d} \quad \text{since } C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \text{ \& } C'_{SD} = \frac{\epsilon_s}{x_d}$$

10/17/2012

ECE 415/515 J. E. Morris

31

C-V Inversion mode




Figure 10.25 | (a) Energy-band diagram through a MOS capacitor for the inversion mode. (b) Differential charge distribution at inversion for a low-frequency differential change in gate voltage.

At inversion, x reaches its maximum, and $C(depl)$ reaches a minimum $\Rightarrow C'_{min} = \frac{\epsilon_{ox}}{t_{ox} + \frac{\epsilon_{ox}}{\epsilon_s} x_{dT}}$


and at strong inversion $x_d = x_{dT}$ does not change and $C'(inv) = \frac{\epsilon_{ox}}{t_{ox}}$

10/17/2012

ECE 415/515 J. E. Morris

32

C-V characteristics



$$C'_{FB} = \frac{\epsilon_{ox}}{t_{ox} + \frac{\epsilon_{ox}}{\epsilon_s} \sqrt{\frac{kT}{e} \cdot \frac{\epsilon_s}{eN_a}}}$$

Figure 10.26 | Ideal low-frequency capacitance versus gate voltage of a MOS capacitor with a p-type substrate. Individual capacitance components are also shown.

10/17/2012

ECE 415/515 J. E. Morris

33

Ex 10.6 MOS capacitor: n⁺ poly-Si gate, $N_a = 3 \times 10^{16}/\text{cm}^3$, $t_{ox} = 8\text{nm}$, $Q'_{ss} = 2 \times 10^{10}/\text{cm}^2$. Find C'_{min}/C_{ox} & C'_{FB}/C_{ox} .

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{(3.9)(8.85 \times 10^{-14})}{80 \times 10^{-8}}$$

$$= 4.314 \times 10^{-7} \text{ F/cm}^2$$

$$\phi_{fp} = (0.0259) \ln \left(\frac{3 \times 10^{16}}{1.5 \times 10^{10}} \right) = 0.3758 \text{ V}$$

$$x_{dT} = \left\{ \frac{4(11.7)(8.85 \times 10^{-14})(0.3758)}{(1.6 \times 10^{-19})(3 \times 10^{16})} \right\}^{1/2}$$

$$= 1.80 \times 10^{-5} \text{ cm}$$

Now

$$C'_{min} = \frac{\epsilon_{ox}}{t_{ox} + \left(\frac{\epsilon_{ox}}{\epsilon_s} \right) \cdot x_{dT}}$$

$$= \frac{(3.9)(8.85 \times 10^{-14})}{80 \times 10^{-8} + \left(\frac{3.9}{11.7} \right) (1.80 \times 10^{-5})}$$

$$= 5.076 \times 10^{-8} \text{ F/cm}^2$$

We find

$$\frac{C'_{min}}{C_{ox}} = \frac{5.076 \times 10^{-8}}{4.314 \times 10^{-7}} = 0.1177$$

Now

$$C'_{FB} = \frac{\epsilon_{ox}}{t_{ox} + \left(\frac{\epsilon_{ox}}{\epsilon_s} \right) \sqrt{\frac{V_T \epsilon_s}{eN_a}}}$$

$$= \frac{(3.9)(8.85 \times 10^{-14})}{80 \times 10^{-8} + \left(\frac{3.9}{11.7} \right) \sqrt{\frac{(0.0259)(11.7)(8.85 \times 10^{-14})}{(1.6 \times 10^{-19})(3 \times 10^{16})}}}$$

$$C'_{FB} = 2.174 \times 10^{-7} \text{ F/cm}^2$$

We find

$$\frac{C'_{FB}}{C_{ox}} = \frac{2.174 \times 10^{-7}}{4.314 \times 10^{-7}} = 0.504$$

10/17/2012

ECE 415/515 J. E. Morris

34

C-V for n-type substrate (p-channel)




Figure 10.27 | Ideal low-frequency capacitance versus gate voltage of a MOS capacitor with an n-type substrate.

10/17/2012

ECE 415/515 J. E. Morris

35

Low/high frequency




Figure 10.28 | Differential charge distribution at inversion for a high-frequency differential change in gate voltage.

Figure 10.29 | Low-frequency and high-frequency capacitance versus gate voltage of a MOS capacitor with a p-type substrate.

At high frequencies, inversion electrons cannot respond, so $C \rightarrow C_{min}$
 (Inversion electrons come from minority carrier diffusion from p-type or EHP generation)

10/17/2012

ECE 415/515 J. E. Morris

36

Effect of fixed oxide charges Q'_{ss}




Figure 10.30 | High-frequency capacitance versus gate voltage of a MOS capacitor with a p-type substrate for several values of effective trapped oxide charge.

10/17/2012

ECE 415/515 J. E. Morris

37

Interface charge effects




Figure 10.31 | Schematic diagram showing interface states at the oxide-semiconductor interface.

Interface states:
 Negative charge on acceptor states if $E < E_F$
 Positive charge on donor states if $E > E_F$
 Charge can flow between substrate and states




Figure 10.32 | Energy-band diagram in a p-type semiconductor showing the charge trapped in the interface states when the MOS capacitor is biased (a) in accumulation, (b) at midgap, and (c) at inversion.

10/17/2012

ECE 415/515 J. E.

Effect of interface states on C-V




Figure 10.33 | High-frequency C-V characteristics of a MOS capacitor showing effects of interface states.

10/17/2012

ECE 415/515 J. E. Morris

39

Assignment #5

9.4	10.7
9.15	10.17
9.27	10.24
9.29	10.30

10/17/2012

ECE 415/515 J. E. Morris

40