

ECE414/514

Electronics Packaging

Spring 2012 Lecture 2

James E. Morris
Dept of Electrical & Computer
Engineering
Portland State University

Lecture Objectives

- Introduce first-level interconnect technologies:
 - wire-bond, TAB & flip-chip
- Introduce standard SMT & PTH packages
 - (surface mount technology & pin through hole)
- Introduce MCM, COB, DCA, CSP, WLP, etc
 - (multi-chip modules, chip on board, direct chip attach, chip-scale package, wafer-level packaging)
- Introduce basic packaging acronyms

Packaging Technologies

- Single-chip packages (SCPs)
- Multi-chip modules (MCMs)
- Encapsulation
- Wire Bond
- TAB (tape automated bonding)
- Flip-Chip
- New developments (SiP, PoP, etc)

4/2/2012

ECE414/514 Microsystem Integration & Packaging
Spring 2012

3



Single-Chip Packages:



- 1st level interconnects: wire-bond, TAB, FC
- 2nd level interconnects: PTH & SMT
- MCMs (multi-chip modules)
- DCA (direct chip attach)
- CSP (chip scale packages)


4/2/2012

ECE414/514 Microsystem Integration & Packaging
Spring 2012

4







Second-level package attach





FIGURE 1-6. A multilayer circuit board showing the attachment of through-hole and surface mount packages. Surface mounting allows attachment of components to both sides of the board and a higher wiring density in the board since it permits blind vias that do not occupy the grid point throughout the entire board depth.

• SMT & PTH

Substrate Vias



PCB (printed circuit board) or PWB (printed wiring board)

Multi-layer laminate


Drilled, electroplated Cu

Copper paste (ALIVH), silver loaded (ECA) epoxies, etc

4/2/2012

ECE414/514 Microsystem Integration & Packaging
Spring 2012

11



Das et al, ECTC 2009, 591-598



Figure 11: PWB vs SiP





Figure 3: Larger area SEM images of RC3 nanocomposites.

BaTiO₃ NPs

4/2/2012



ECE414/514 Microsystem Integration & Packaging Spring 2012
Figure 2: Section in a Package (SiP) using resin coated copper capacitive (RC3) materials. Substrate cross section has a thickness of 0.3 mm.

12

Through hole mount	Shape	Typical features			Surface mount	Shape	Typical features		
		Material	Lead pitch	# of I/O pins			Material	Lead pitch	# of I/O pins
DIP Dual in-line package		Ceramic Plastic	• 2.54 mm (100mil)	8 - 64	SOP Small outline package		Plastic	• 1.27mm (50mil) • 2 direction lead	8 - 40
SIP Single in-line package		Plastic	• 2.54 mm (100mil) • 1 direction lead	3 - 25	QFP Quad flat-pack		Plastic	• 1.0 mm • 0.8 mm • 0.65 mm • 4 direction lead	88 - 200
ZIP Zigzag in-line package		Plastic	• 2.54 mm (100mil) • 1 direction lead	16 - 24	FPG Flat package of glass		Ceramic	• 1.27 mm (50mil) • 0.762mm (30mil) • 2 direction lead • 4 direction lead	20 - 80
S-DIP Shrink dual in-line package		Plastic	• 1.778 mm (70mil)	20 - 64	LCC Leadless chip carrier		Ceramic	• 1.27mm (50mil) • 1.016mm (40mil) • 0.762mm (30mil)	20 - 40
SK-DIP Skinny dual in-line package		Ceramic Plastic	• 2.54 mm • half-size pitch in the width direction	24 - 32	PLCC Plastic leaded chip carrier		Ceramic	• 1.27mm (50mil) • j-shaped bend • 4 direction lead	18 - 124
PGA Pin grid array		Ceramic Plastic	• 2.54 mm (100mil)		VSQF Very small quad flatpack		Ceramic	• 0.5mm	32 - 200

4/2/2012

Figure 3.6 Through-hole mount-package profiles

ECE414/514 Microsystem Integration & Packaging

Spring 2012

Figure 3.7 Surface-mount package profiles

- PTH
- PGA
- SMT:
 - J-lead
 - Gull-wing
 - Leadless
- COB/DCA
 - flip-chip
 - TAB

(a) PACKAGE, LEAD, SOLDER, PC BOARD

(b)

(c)

(d)

(e)

(f)

(g)

ECE414/514 Microsystem Integration & Packaging
Spring 2012

FIGURE 3.10 Various types of integrated circuit packages and mounting techniques: (a) Dual-in-line package (DIP), (b) pin grid array (PGA), (c) J-leaded chip carrier, (d) gull-wing-leaded chip carrier, (e) leadless chip carrier, (f) flip-chip mounting with collapsible solder balls, and (g) tape-automated bonding (TAB) applied directly on the PC board

4/2/2012

Cavity-down BGAs like ASAT's flex-tape BGA (FTBGA) let the chip dissipate heat through the top of the package with the help of a copper heat-spreader. Die-bonding wires are connected to the same side of the substrate as solder balls, so signals don't have to pass through vias. Although more expensive than cavity-up PBGAs, cavity-down designs can house higher power, higher performance devices for a lot less than the cost of a ceramic BGA.

• BGA packages

4/2/2012 ECE414/514 Microsystem Integration & Packaging 15
Spring 2012

Basic MCM/Microsystem concept

FIRST LEVEL CONNECTION SECOND LEVEL CONNECTION

PRINTED WIRING BOARD (PWB)



MCM PACKAGE



COMMON CIRCUIT BASE



CHIP **CHIP** **CHIP**

Figure 1-1 MCM architecture (schematic).

4/2/2012 ECE414/514 Microsystem Integration & Packaging 16
Spring 2012







Encapsulation: "Glob-top"





FIGURE 15.14 Glob-topping a ball grid array (BGA) device.

4/2/2012

ECE414/514 Microsystem Integration & Packaging
Spring 2012

23

COB/DCA encapsulation





- Syringe dispense

Figure 6-40. TAB Encapsulation. A single-orifice nozzle dispenses encapsulant on the bonded chip.

4/2/2012

ECE414/514 Microsystem Integration & Packaging
Spring 2012

24



Encapsulation: Transfer molding





FIGURE 15.13 A typical transfer molding process.

4/2/2012

ECE414/514 Microsystem Integration & Packaging
Spring 2012

27



Encapsulation: Underfill



4/2/2012

ECE414/514 Microsystem Integration & Packaging
Spring 2012

28






Table 1: CSP Package Classification

Category	Type	Example	Companies
Flex Circuit Interposer	TAB /flip chip		GE, Sony, Mitsubishi, NEC, Tessera and licensees
	Wire bonding		Fujitsu, Mitsubishi, Sharp, TI Japan, Toshiba
Rigid Substrate	Flip chip		Citizen Watch, Kyocera, Matsushita, Motorola, Nikko, Oki, Electronic, Toshiba, Sony
	Wire bonding		Amkor/Anam, Fujitsu, National Semiconductor, NEC, Sony
Custom Lead Frame	TAB /flip chip		Rohm
	Wire bonding		Amkor/Anam, Fujitsu, Hitachi Cable, LG Semicon, Toshiba
Water-Level Assembly	Redistribution		ChipScale, EPIC, IME (Sing.), NEC, Sandia Nat'l. Labs.
	Substrate		ChipScale and licensees, ShellCase, Tessera, etc.

Source: TechSearch International, Inc.

4/2/2012 32

ECE414/514 Microsystem Integration & Packaging
Spring 2012

Micro BGA absorbs thermal expansion



In Tessera's Micro BGA (μ BGA), a layer of compliant silicone elastomer absorbs the shear stress caused by thermal-expansion mismatch between the silicon die and the organic interconnect. The S-shaped ribbon leads, supported by the compliant silicone encapsulant, accommodate the bending forces.



33



ECE414/514 Microsystem Integration & Packaging Spring 2012



Figure 1: Schematic of a SLICC package.



ECE414/514 Microsystem Integration & Packaging Spring 2012















ECE414/514 Microsystem Integration & Packaging
Spring 2012

Figure 4-19 Details of chip in position for ILB.

• Inner lead bonding (to chip)

4/2/2012 47



ECE414/514 Microsystem Integration & Packaging
Spring 2012

• Inner lead bonding

Figure 4-18 Inner lead bonding process. (a) Film tape with sprocket holes. (b) Overall process and enlarged view of tape leads and bonds. (c) Inner lead bonding with thermode down, support carrier up. (d) Chip attached to tape with thermode up, support carrier down. (e) Indexing to next chip-bonding position.

(Source: *Electronic Materials Handbook, Vol. 1: Packaging, p. 232.*)

4/2/2012 48













Figure 6.10 *TAB mounting options*
ECE414/514 Microsystem Integration & Packaging
Spring 2012



4/2/2012



52















FIGURE 10.12 Comparison of typical WLP dimensions on a chip



63



4/2/2012

Figure 1-8. Chip Pad Spacing Requirements.

64



New developments

WLP & Redistribution




FIGURE 10.11 Typical redistribution technology. (Courtesy of IZM Berlin)




FIGURE 3.24 Silicon-in-silicon hybrid. The dice are stuffed through chemically etched holes in the wafer and glued down by polyimide or epoxy binding. A final level of metal interconnects the chips and the global lines on the wafer.




FIGURE 3.23 Silicon-on-silicon hybrid. Two levels of aluminum or copper interconnections are fabricated on a silicon wafer. Polyimide is used as the inter-metal insulator. Later separately fabricated chips are flip-mounted on the wafer using solder balls.

4/2/2012

ECE414/514 Microsystem Integration & Packaging
Spring 2012

69





Figure 8

Dendrites can be customized to different applications, the

4/2/2012

ECE414/514 Microsystem Integration & Packaging
Spring 2012


70



4/2/2012

ECE414/514 Microsystem Integration & Packaging
Spring 2012



71



4/2/2012

ECE414/514 Microsystem Integration & Packaging
Spring 2012

72



Lecture Summary

- Standard packages
 - Encapsulation
- First level interconnect (chip to package):
 - Wire-bond, TAB, flip-chip (C4)
- Second-level interconnect (package to board):
 - PTH, SMT, PGA, BGA (C4/C5), etc
- MCMs, CSPs, WLP, etc

4/2/2012

ECE414/514 Microsystem Integration & Packaging
Spring 2012

75

Homework #1

Dally, Lall & Suhling:

Problems:

1.10	2.2	2.36
1.12	2.17	2.37
1.14	2.33	4.18
1.21	2.34	

4/2/2012

ECE414/514 Microsystem Integration & Packaging
Spring 2012

76