

**ECE414/514**  
**Electronics Packaging**  
**Spring 2012 Lecture 11**  
**Thermal A**  
**Thermal Conduction**

**James E. Morris**  
**Dept of Electrical & Computer**  
**Engineering**  
**Portland State University**

**Lecture topics**

- Introduction: Package cooling
- Conduction paths in packaging
- Thermal resistances
- Interface contact resistance
- PWB modeling
- Convection effects
- Transient effects
- Thermal diffusion and pulsed sources


## Objectives

- Understand the roles of conduction, convection, and radiation in chip cooling
- Be able to identify and model conduction paths by numerical calculation
- Understand the origins of second order effects:
  - Composite media, transients, pulsed sources

5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

3




**Figure 1.18** Sources of stress in electronic equipment.

5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

4

# Heat dissipation from PTH pkg




5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

5

# Heat dissipation from a SMT pkg




5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

6

# Cooling: Basic




5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

7



# Cooling: Heat sinks




5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

8




# Cooling: Boiling/Air-cooled



5/5/2012


EE414/514 Electronics Packaging  
Spring 2012

11



12

# Cavity-up package with heat-sink




a. Cavity-up package

5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

13

# Cavity-down pkg with heat-sink




b. Cavity-down package

5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

14

# Thermal ladder




(a) INSERTION MOUNT ORGANIC PWB WITH THERMAL LADDER. HEAT IS DISSIPATED FROM THE DIE THROUGH THE DIP PACKAGE FLOOR TO THE HEAT SINK

5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

15

# DIL PTH in PWB



(b) INSERTION MOUNTED ORGANIC PWB. SINCE THE DIP STANDS OFF THE PWB, THE HEAT MUST BE TRANSFERRED FROM THE DIE, THROUGH THE DIP PACKAGE, THROUGH THE LEADS, THROUGH THE SOLDER, TO THE PWB, OUT TO AN EDGE SUPPORT HEAT SINK.


5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

16



# SMT with thermal vias




(c) LEADED SURFACE MOUNTED ORGANIC PWB WITH CAVITY UP CHIP CARRIERS

5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

17

# Heat Transfer: Conduction



5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

18

# Generalization

Generalized case:  $\nabla^2 T + \frac{Q_i}{k} = \frac{1}{\alpha} \frac{\partial T}{\partial t}$

$(\nabla^2 = \frac{\partial^2}{\partial x^2} + \frac{\partial^2}{\partial y^2} + \frac{\partial^2}{\partial z^2})$

$Q_i$  internal heat sources (W/m<sup>3</sup>)

$\alpha$  thermal diffusivity (m<sup>2</sup>/s) =  $k / (c \rho)$


Specific heat (J/kgK)  $\rightarrow$  density (kg/m<sup>3</sup>)

For steady state  $\partial T / \partial t = 0$   $\nabla^2 T \rightarrow -Q_i / k$  (Poisson's Eqn)

& for no internal sources  $Q_i = 0$   $\nabla^2 T \rightarrow 0$  (Laplace's Eqn)

1D case  $\rightarrow \frac{dT}{dx} = \text{const.}$

# Multiple layers



$$\left. \begin{aligned} T_i - T_{1 \rightarrow 2} &= q (L_1 / k_1 A) \\ T_{1 \rightarrow 2} - T_{2 \rightarrow 3} &= q (L_2 / k_2 A) \\ T_{2 \rightarrow 3} - T_{3 \rightarrow 4} &= q (L_3 / k_3 A) \\ T_{3 \rightarrow 4} - T_o &= q (L_4 / k_4 A) \end{aligned} \right\} \Delta T = T_i - T_o$$

$$= \frac{q}{A} \left( \frac{L_1}{k_1} + \frac{L_2}{k_2} + \frac{L_3}{k_3} + \frac{L_4}{k_4} \right)$$


$$= q (R_{T1} + R_{T2} + R_{T3} + R_{T4})$$

# Heat transfer: Chip to Chip Carrier


Approximation for heat transfer from small sources:

$$\Delta T = Q(R_{TS} + R_T)$$


Additional term due to constriction from small area.



$$R_{TS} = (1/2\sqrt{\pi}ak)(1 - \frac{a}{b})^{3/2}$$



Circular source  
 $R_{TS} = 16/3\pi^2 Dk$   
 $= 0.54/Dk$




Square source  
 $R_{TS} = 0.55/Lk$


5/5/2012

EE414/514 Electronics Packaging  
 Spring 2012

21



## Numerical example



## Calculation: part 1

**material involved.** Begin at the top of the resistance network with the first resistor  $R_{TS}$ . This thermal resistance, due to the spreading of heat from the device to the chip, is estimated from Eq. (8.50) as

$$\begin{aligned} R_{TS} &= [1/(2\sqrt{\pi}ak)][1 - (a/b)]^{3/2} \\ &= [1/(2\sqrt{\pi} \times 0.0005 \times 154)][1 - (0.5/2)]^{3/2} \\ &= 2.38^\circ\text{C/W} \end{aligned}$$

where we have selected the following quantities:

- $a = 0.5$  mm is the radius of the circular area of the device
- $b = 2$  mm is the radius of an inscribed circle on a  $4 \times 4$  mm chip
- $k = 154$  W/m  $^\circ\text{C}$  for silicon

The resistance of the chip, eutectic bond and the lead frame are determined from  $R = L/(kA)$  as follows:

## Calculation: part 2

For the silicon chip:

$$R_{TC} = 0.508 \times 10^{-3} / (154 \times 16 \times 10^{-6}) = 0.21^\circ\text{C/W}$$

where  $L = 0.508$  mm is the chip thickness

$A = 16$  mm<sup>2</sup> is the chip area

For the eutectic bond:

$$R_{TE} = 0.05 \times 10^{-3} / (296 \times 16 \times 10^{-6}) = 0.01^\circ\text{C/W}$$

where  $L = 0.05$  mm is the bond thickness

$k = 296$  W/m °C is the coefficient of thermal conductivity for the AuGe solder

For the lead frame:

$$R_{TF} = 0.25 \times 10^{-3} / (381 \times 16 \times 10^{-6}) = 0.08^\circ\text{C/W}$$

where  $L = 0.25$  mm is the frame thickness

$k = 381$  W/m °C is the coefficient for copper

5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

25

## Calculation: part 3

The thermal resistance from the base of the lead frame to the leads can only be approximated because of the complexity of the geometry as indicated in Fig. 8.20. Several simplifications are made in determining the thermal resistance  $R_{TP}$ :

$$R_{TP} = 0.2 \times 10^{-3} / (1 \times 4 \times 10^{-6}) = 50^\circ\text{C/W}$$

where  $L = 0.2$  mm the average space between the base and the leads

$k = 1$  W/m °C for the plastic insulation filling this space

$A = 4$  mm<sup>2</sup> for all 16 leads each 0.25 mm thick and 1 mm wide

This thermal resistance is extremely high and, while the calculation is approximate, it does indicate the difficulty in dissipating heat in a molded plastic chip carrier.

5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

26

## Calculation: part 4

The final thermal resistance to be determined is for the individual leads from the heat frame to the exterior of the DIP:

$$R_{TL} = 6 \times 10^{-3} / (381 \times 0.25 \times 10^{-6}) = 63^\circ\text{C}/\text{W}$$

where  $L = 6$  mm is the average lead length. The 16 individual leads are equivalent to 16 resistances in parallel that can be combined to give

$$R_{TL_e} = R_{TL} / N = 63 / 16 = 3.94^\circ\text{C}/\text{W}$$

Summing the resistances in the network to obtain the total resistance  $R_T = 56.62^\circ\text{C}/\text{W}$  is shown in Table 8.5. For a chip dissipating 0.5 W housed in this plastic DIP-type chip carrier, the  $\Delta T$  between the junction and the case is determined from Eq. (8.25) as

$$\Delta T = qR_T = 0.5 \times 56.62 = 28.31^\circ\text{C}$$

5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

27

## Calculation: Summary

**TABLE 8.5**  
**Listing of resistances for the various components in the heat path for a plastic DIP**


Component	Symbol	Resistance ( $^\circ\text{C}/\text{W}$ )
Spreading	$R_{TS}$	2.38
Chip	$R_{TC}$	0.21
Eutectic bond	$R_{TE}$	0.01
Lead frame	$R_{TF}$	0.08
Plastic	$R_{Tp}$	50.0
Leads (effective)	$R_{TL_e}$	<u>3.94</u>
Total	$R_T$	56.62

5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

28

### Package model #2




5/5/2012

EE414/514 Electronics Packaging  
Spring 2012


29

### Package model #3



30

# Heat flow across contacts




$$q = (T_2 - T_1) / R_{\text{contact}}$$

$$R_{\text{contact}} = 1 / h_c A_{\text{apparent}}$$

$h_c$  : Contact Coefficient

5/5/2012

# Contact/Interface Resistance



For real case:

$$T_i - T_1 = Q L_1 / k_1 A$$

$$T_1 - T_2 = Q / h_c A$$

$$T_2 - T_o = Q L_2 / k_2 A$$

where  $h_c$  represents effective  $k/L$  for partial gaps.

$$\therefore \Delta T = T_i - T_o = (Q/A) [(L_1/k_1) + (1/h_c) + (L_2/k_2)]$$

$h_c$  is "contact coefficient" ( $W/m^2K$ )

5/5/2012



## Contact coefficient

Divide contact area  $A \rightarrow A_c + A_v$   
contacts  $\uparrow$  voids  $\uparrow$


Gap width  $S \rightarrow \delta_1 + \delta_2$  surface roughnesses of 2 materials

$\therefore$  For parallel paths  $Q = h_c A \Delta T_c = \frac{\Delta T_c}{\frac{\delta_1}{k_1 A_c} + \frac{\delta_2}{k_2 A_c}} + \frac{\Delta T_c}{\frac{S}{k_v A_v}}$

$\Delta T_c = T_1 - T_2$

(contact points) (voids)

ie.  $h_c = \frac{(A_c/A)}{(\delta_1/k_1) + (\delta_2/k_2)} + \frac{(A_v/A)}{(S/k_v)}$



5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

33

## Contact coefficient approx'n

In practice —  $\delta$ 's etc difficult to find

$\therefore$  Approximation  $h_c = 0.55 m \left( \frac{k}{G} \right) \left( \frac{p}{H} \right)^{0.85}$

where  $k = \frac{2k_1 k_2}{k_1 + k_2}$  &  $G_{\#}^2 = G_1^2 + G_2^2$


$G_1, G_2$  rms surface roughnesses  
 $m$  rms slope of contact asperities  
 $p$  contact pressure  
 $H$  hardness of softer material ( $\approx 3 \times$  yield strength)

5/5/2012

EE414/514 Electronics Packaging  
Spring 2012

34

## Contact heat transfer coeff: pressure




5/5/2012


EE414/514 Electronics Packaging  
Spring 2012

35


## Heat conduction through PWBs



$$k_{z,z} = \alpha_M k_M + (1 - \alpha_M) k_I$$



$$k_{xy,z} = \frac{1}{\frac{\delta_M}{k_M} + \frac{1 - \delta_M}{k_I}}$$




$$k_{xy,xy} = \delta_M k_M + (1 - \delta_M) k_I$$

36

## Effect of Convection on Conduction

In practice, surface temperatures of solids NOT ambient, etc due to surface boundary layers)



Heat transfer across boundary layers by convection

$$\left. \begin{aligned} T_i - T_1 &= Q / h_i A \\ T_1 - T_2 &= Q L / k A \\ T_2 - T_o &= Q / h_o A \end{aligned} \right\} \Delta T = T_i - T_o = \frac{Q}{A} \left( \frac{1}{h_i} + \frac{L}{k} + \frac{1}{h_o} \right)$$

$$\therefore R_T = A^{-1} \left( \frac{1}{h_i} + \frac{L}{k} + \frac{1}{h_o} \right) \text{ etc.}$$

## Transient effects


Device dissipates heat at rate  $Q_g$

$$Q_g = \frac{T - T_o}{R_T} + (wc) \frac{dT}{dt}$$


gives  $\frac{dT}{dt} + \frac{T}{w c R_T} = \frac{1}{w c} \left( Q_g + \frac{T_o}{R_T} \right)$

solution  $T = A \exp \left( -\frac{t}{w c R_T} \right) + Q_g R_T + T_o$

If  $T = T_o$  at  $t = 0$



If  $Q_g$  turned off at  $t = 0$




Thermal cycling profile as devices turned on & off

5/5/2012

Thermal capacitance  $C = w c = \rho \times \text{vol} \times c$  ← specific heat


38

# Thermal Diffusion



$$T(t, r) = \frac{P/\rho c}{4(\pi K t)^{3/2}} \exp\left(-\frac{r^2}{4 K t}\right)$$

$$K = \text{thermal diffusivity} = \frac{k}{\rho c}$$




Superposition (discrete pulses)

$$T_D = \sum_{j=1}^J \frac{P \rho c}{4(\pi K)^{3/2}} \frac{1}{[t - (j-1)\Delta t]^{3/2}} \exp\left(-\frac{r^2}{4K[t - (j-1)\Delta t]}\right)$$

# Thermal pulses, e.g. CMOS

EFFECTIVE SOURCE for PULSED POWER



$$T_c(r, t) = \frac{q/\rho c}{2\pi K r} \operatorname{erfc}\left(\frac{r}{\sqrt{4 K t}}\right) \xrightarrow{t \rightarrow \infty} \frac{q/\rho c}{2\pi K r} = \frac{q}{(2\pi r)k}$$

