

# **ECE414/514**

## **Electronics Packaging**

### **Spring 2012 Lecture 1**

**James E. Morris**  
**Dept of Electrical & Computer Engineering**  
**Portland State University**

**Office: FAB160-13**                      **Tel: (503)725-9588**  
**Office hours: Mon 4-5pm/Wed 10-11am**  
[jmorris@cecs.pdx.edu](mailto:jmorris@cecs.pdx.edu)

## **A. Introduction**

- 1 Course review;  
the package roadblock to  
system performance
- 2 Packaging technologies

## **B. Electrical**

- 3 CMOS technology; R, L, & C; ground planes; delta-I noise
- 4 Transmission line theory
- 5 Reflections; EMI/EMC
- 6 Crosstalk
- 7 Electromagnetic modeling

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

3

## **C. Mechanical**

- 9 Basics: stress modeling, etc
- 10 Thermomechanical stress modeling; vibrations
- 11 Fracture mechanics and fatigue

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

4

## **D. Thermal**

- 12 Conduction
- 13 Convection; radiation

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

5

## **E. Materials**

- 14 Metals, phase diagrams, solder, interfaces, diffusion, intermetallics
- 15 Polymers (chemistry, curing, and properties); plastic packaging

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

6

## F. Reliability

- 16 Reliability theory, HAST
- 17 Failure Modes I

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

7

## Why is Packaging Important?

- Elementary example:

	<u>Semiconductor Chip Parameters</u>	
	<u>1980</u>	<u>1990</u>
• Feature size	4 $\mu\text{m}$	1 $\mu\text{m}$
• Chip area	0.3 $\text{cm}^2$	1.5 $\text{cm}^2$
• Gates/chip	5,000	100,000
• $\mu\text{P}$ clock freq	6 MHz	40 MHz
• Power	2 W	10 W
• I/O count	64	1500

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

8


# Chip density, power, speed

	1980		1990	
Ckt size	$L^2$	$4\mu \rightarrow 1\mu$	$L^2/16$	
Chip size	$0.3\text{cm}^2$	$5 \times \text{Area} \rightarrow$	$1.5\text{cm}^2$	
Ckts/chip	N	$\rightarrow$	$5 \times 16N = 80N$	(20N)
Pwr diss <sup>n</sup>	2w	$I \div 4 \rightarrow$	$80 \times 2w/4 = 40w$	(10w)
Clk freq	6MHz	$C/16, I/4$	24MHz	(40MHz)

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

9




4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

10

**Figure 1. IC Feature Gate Size**



4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

11

## ITRS product categories

Product category	Product description
Low cost	<\$ 300: consumer products, microcontrollers, disk drivers
Hand-held	<\$ 1000: battery powered products e.g. mobile and cellular products
Cost/performance	<\$3000: notebooks, desktop personal computers
High performance	>\$3000: high-end work stations, servers, avionics, supercomputer
Harsh environment	Under-the-hood and other hostile environment products
Memory	DRAM's, SRAM's

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

12

## ITRS Packaging requirements


	1992	1995	1998	2001	2004	2007
Feature Size ( $\mu\text{m}$ )	0.5	0.35	0.25	0.18	0.12	0.07
Gates/chip	300K	800K	2M	5M	10M	100M
Transistors ( $\text{cm}^{-2}$ )	0.01B	0.04B	0.1B	0.22B	0.6B	2.1B
Chip Size ( $\text{mm}^2$ )						
Logic/Uniprocessor	250	400	600	800	1000	1250
DRAM	132	200	320	500	700	1000
Maximum Power (W/Die)						
High Performance	10	15	30	40	40-120	40-200
Portable	3	4	4	4	4	4
Power Supply Voltage (V)						
Desktop	5	3.3	2.2	2.2	1.5	1.5
Portable	3.3	2.2	2.2	1.5	1.5	1.5
No. I/Os	500	750	1500	2000	3500	5000

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

13

## Semi-log Moore's plots of the Road-map data




14

# Package lead pitch, frequency, power dissipation, comparisons

Package	DIP	QFP	CSP	Flip Chip
Top View Showing Chip to Package Connections				
Plane View Showing Package to Board Connections				
Chip Size (mm × mm)	5 × 5	16 × 16	25 × 25	36 × 36
Chip Perimeter (mm)	20	64	100	144
Number of I/Os	64	500	1600	3600
Chip Pad Pitch (μm)	312	128	625	600*
Package Size (in. × in.)	3.3 × 1.0	2.0 × 2.0	1.0 × 1.0	1.4 × 1.4
Package Lead Pitch (mils)	100	16	25	24
Chip Area (mm <sup>2</sup> )	25	256	625	1296
Feature Size (μm)	2.0	0.5	0.25	0.125
Gates/Chip	30K	300K	2M	10M
Chip Area / (70 × Feature Size) <sup>2</sup>	1.25K	200K	2M	16.4M
Maximum Frequency (MHz)	5	80	320	1.28 GHz
Power Dissipation (W)	0.5	7.5	30	120
Chip Power Density (W/cm <sup>2</sup> )	2.0	4.8	9.3	2.0
Package Power Density (W/cm <sup>2</sup> )	0.024	0.3	4.8	9.8
Supply Voltage (V)	5	3.3	2.2	1.5
Supply Current (A)	0.1	2.3	13.6	80
*Chip Supply Lead Current Density (A/mm <sup>2</sup> )	5.23	143	11.08	31.43
*Package Supply Lead Current Density (A/mm <sup>2</sup> )	1.6	11.5	11.08	31.43

## Rent's Rule #1

**420**      **CHAPTER 9**    **SYSTEM-LEVEL PERFORMANCE MODELING**



**FIGURE 9.12**    Rent's curves according to system and chip types



# Rent's Rule #2

MACHINE ORGANIZATION AND RENT'S RULE 419





FIGURE 9.11 Rent's curves for various digital systems. Data points are classified according to product identification.

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

17

## Rent's rule plot of roadmap data



18

$$\text{Pkg pins} \approx K_p(\text{bits or gates})^\beta$$

	$\beta$	$K_p$
SRAM	0.12	6
$\mu\text{P}$	0.45	0.82
Gate array	0.50	1.9
Computr:chip	0.63	1.4
Computr:syst	0.25	82

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

19

### Rent's Rule #3




Figure 1.4. High-performance Rent's Rule.<sup>4</sup>

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

20

## Example I/O


<u>Package</u>	<u>1980</u>		<u>1990</u>
	64-pin DIL		1500-pin QFP
	0.1 in pitch		0.01 in pitch
	$3.3 \times 1.0 \text{ in}^2$		$3.75 \times 3.75 \text{ in}^2$
<u>Pkg I/O</u>	64 pins	Rent's rule →	1500 pins
<u>Chip:</u>	$0.6 \times 0.5 \text{ cm}^2$		$1.25 \times 1.2 \text{ cm}^2$
<u>I/O pitch</u>	344 $\mu\text{m}$		33 $\mu\text{m}$

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

21

## Bare and packaged chip speeds



**Figure 1.3.** Bare-chip and conventional packaging speed trends.<sup>2</sup>

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

22

# Clock Frequency vs Time




FIGURE 7.5 Microprocessor and single chip packaging evolution.

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

23

# Power dissipation follows clock frequency





FIGURE 7.9 Power dissipation requirements of Intel microprocessors.

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

24

## Increasing prices



**FIGURE 7.23** Price of IC vs. IC package.

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

25

## Technology trend: Japanese consumer electronics

**TABLE 7.3** Single chip package trend for consumer products in Japan.

Product	Year			
	1998	2000	2005	2010
Notebook PC	TCP (0.25)	CSP (0.75-0.8)	CSP (0.5)	CSP (0.5)
	BGA (1.0)	FBGA (0.8)	FBGA (0.5)	FBGA (0.5)
	CSP (0.8)	Flip Chip (0.2)	Flip Chip/WLP (0.15)	Flip Chip/WLP (0.1) WLP
Hand-held PCs	FBGA (0.8)	FBGA (0.5-0.75)	CSP (0.5) Flip Chip/WLP (0.15)	C4FC (0.5) Flip Chip/WLP (0.1)
	FBGA (0.8) FBGA (0.5)	FBGA (0.5)	FBGA (0.5) Flip Chip/WLP (0.15)	FBGA (0.3) Flip Chip/WLP (0.1)
Cellular Phones	CSP	CSP	Flip Chip/WLP (0.15)	Flip Chip/WLP (0.1)
Audiovisual Equipment	FBGA (0.5-0.8)	FBGA (0.5-0.8)	FBGA (0.4-0.5) Flip Chip/WLP (0.3)	FBGA (0.3-0.5) Flip Chip/WLP (0.2)

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

26

# Trend to CSP




FIGURE 7.22 IC packaging efficiency of various single chip packages.

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

27

# Package functions




Figure 1-1. Four Major Functions of the Package. *+ Mechanical support.*

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

28

## Electronics Packaging is Multi-disciplinary!


- Electrical
  - Architectures
  - Power distribution
  - EMI/EMC, crosstalk,  $\Delta I$  & switching noise
- Mechanical
  - Vibrations
  - Stress
- Thermal
  - Conduction cooling
  - Convection cooling
- Materials
  - Metallurgy
  - Ceramics
  - Polymers
  - Surface science
  - Interfaces/diffusion
- Manufacturing
  - Instrumentation
  - Process control
  - Manufacturability/ Test

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

29

## Packaging Levels



4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

30

## Lead Pitch/Density: peripheral leads, area array, 3D




FIGURE 7.25 Summary of single chip package evolution.

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

31

## PWB Density




FIGURE 16.32 PWB roadmap.


4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

32



## PWB line width, pitch, & pin count



4/2/2012

FIGURE 16.33 The relationship between line width, pin pitch, and number of pins.  
ECE414/514 Microsystem  
Integration & Packaging Spring 2012

33

## Summary

- Course overview (MS Word doc.)
  - Topic-by-topic & lecture-by-lecture
  - Evaluation; academic honesty policy
- Significance of electronics packaging
  - Technology trends: device shrink
- Packaging functions; packaging levels
  - PWB trends

4/2/2012

ECE414/514 Microsystem  
Integration & Packaging Spring 2012

34