



CS-322 Target Generation, Part 1



© Harry H. Porter, 2006

1


CS-322 Target Generation, Part 1



© Harry H. Porter, 2006

2

CS-322 Target Generation, Part 1



© Harry H. Porter, 2006

3

CS-322 Target Generation, Part 1

Output to Assembly Code (vs. machine code)

Breaks code generation task into 2 phases

- Compiler back-end
- Assembler

Easier to debug compiler output!

Slightly slower (?)

© Harry H. Porter, 2006

4

Porting the Compiler?

Porting to a new target machine architecture.

Re-write the back-end

Intermediate Code



Back-End



Target Code

Porting the Compiler?

Porting to a new target machine architecture.

Re-write the back-end

Intermediate Code



Back-End



Target Code

Specification-Driven Approaches
“Code Generator-Generators”

Intermediate Code



Back-End



Target Code

CPU Specification
(e.g., set of rules)



Requirements

- Target code must be **correct**.
- Target code should be **efficient**.
- Back-end should run quickly.

Want **optimal** code sequences?

NP-Complete

Generate all correct code sequences

... and see which is best

Optimal?

The target program...

... executes faster

... takes less memory

Code Generation Algorithms

Algorithm #1

← Easiest; We'll use for PCAT

Algorithm #2

Algorithm #3


← Most complex

Code Generation Algorithms

- [Algorithm #1](#) ← Easiest; We'll use for PCAT
- [Algorithm #2](#)
- [Algorithm #3](#) ← Most complex

Example Target Machine

2-Address Architecture



Code Generation Algorithm #1

Statement-by-statement generation

Code for each IR instruction is generated independently of all other IR instructions.

IR Code:

```
a := b + c
d := a + e
```

Code Generation Algorithm #1

Statement-by-statement generation

Code for each IR instruction is

generated independently of all other IR instructions.

IR Code:

a := b + c

d := a + e

Target Code:

...

mov b, r0

add c, r0 a := b + c

mov r0, a

mov a, r0

add e, r0 d := a + e

mov r0, d

...

Code Generation Algorithm #1

Statement-by-statement generation

Code for each IR instruction is

generated independently of all other IR instructions.

IR Code:

a := b + c

d := a + e

Target Code:

...

mov b, r0

add c, r0 a := b + c

mov r0, a

mov a, r0

add e, r0 d := a + e

mov r0, d

...

This instruction is totally unnecessary!!!

Code Generation Algorithm #1

Statement-by-statement generation
 Code for each IR instruction is
 generated independently of all other IR instructions.

IR Code:

```
a := b + c
d := a + e
```

ALSO: Registers are not used effectively.

Target Code:

```
...
-----
mov   b, r0
add   c, r0   a := b + c
mov   r0, a
-----
mov   a, r0
add   e, r0   d := a + e
mov   r0, d
-----
...
```

Machine Idioms

IR Code:

```
x := x + 5
```

Target Code:

```
mov   x, r0
add   5, r0
mov   r0, x
```



Machine IdiomsIR Code: $x := x + 5$ Target Code: `mov x, r0`
 `add 5, r0`
 `mov r0, x`IR Code: $x := x + 1$ Target Code: `mov x, r0`
 `add 1, r0`
 `mov r0, x`Machine IdiomsIR Code: $x := x + 5$ Target Code: `mov x, r0`
 `add 5, r0`
 `mov r0, x`IR Code: $x := x + 1$ Target Code: `mov x, r0`
 `add 1, r0`
 `mov r0, x`Target Code: `mov x, r0`
 `inc r0`
 `mov r0, x`

Machine IdiomsIR Code: $x := x + 5$ Target Code: `mov x, r0`
 `add 5, r0`
 `mov r0, x`IR Code: $x := x + 1$ Target Code: `mov x, r0`
 `add 1, r0`
 `mov r0, x`Target Code: `mov x, r0`
 `inc r0`
 `mov r0, x`Target Code: `inc x`Using RegistersGoal: Keep some variables in registers (instead of in memory)Problem: Not enough registers!**Register Allocation Problem**Which variables will reside in registers?
[... at a given point in the program.]**Register Assignment Problem**Which register will we use for a variable?
[For a given variable, we may use a different register
at different points in the program.]

Assume

Multiply Instruction

`mul y, r4` ← Must specify an even numbered register
 $r5 \times y \rightarrow [r4, r5]$

Multiply Instruction

`div y, r4` ← Must specify an even numbered register
 $[r4, r5] \div y \Rightarrow [r4, r5]$

SRDA: Shift Right Double Arithmetic

`srda 32, r6`



IR Code:

```
t := a + b
t := t * c
t := t / d
```

Target Code:

```
mov    a, r1
add    b, r1
mul    c, r0
div    d, r0
mov    r1, t
```

IR Code:

```
t := a + b
t := t * c
t := t / d
```

Target Code:

```
mov    a, r1
add    b, r1
mul    c, r0
div    d, r0
mov    r1, t
```

IR Code:

```
t := a + b
t := t + c
t := t / d
```

Target Code:

```
mov    a, r0
add    b, r0
add    c, r0
srda   32, r0
div    d, r0
mov    r1, t
```

IR Code:

```
t := a + b
t := t * c
t := t / d
```

Target Code:

```
mov    a, r1
add    b, r1
mul    c, r0
div    d, r0
mov    r1, t
```

IR Code:

```
t := a + b
t := t + c
t := t / d
```

Target Code:

```
mov    a, r0
add    b, r0
add    c, r0
srda   32, r0
div    d, r0
mov    r1, t
```

Conclusion:

Where you put the result of $t:=a+b$ (either $r0$ or $r1$) depends on how it will be used later!!!

[A “chicken-and-egg” problem]

Evaluation Order

The IR code establishes an order on the operations.

Simplest Approach

- Don't mess with re-ordering.
- Target code will perform all operations in the same order as the IR code

Trickier Approach

- Consider re-ordering operations
- May produce better code
 - ... Get operands into registers just before they are needed
 - ... May use registers more efficiently

Moving Results Back to Memory

When to move results from registers back into memory?
After an operation, the result will be in a register.

Immediately

Move data back to memory just after it is computed.
May make more registers available for use elsewhere.

Wait as long as possible before moving it back.

Only move data back to memory “at the end”
or “when absolutely necessary”
May be able to avoid re-loading it later!

An Example Target Machine

Op-Codes:
 mov
 add
 sub
 mul
 ...

A 2-address Architecture
 op source, destination ← 2 operands, at most
>

Address Modes:

Absolute Memory Address
 mov x, y ← x → y
 sub x, y ← y - x → y

Register
 mov r0, r1 ← r3 - r2 → r3
 sub r2, r3

Literal
 mov 39, r1 ← Data is included in the instruction directly
 sub 47, r2

Indirect Register
 mov r0, [r1] ← Register contains an address. Moves data in to word pointed to by r1

Indirect plus Index
 mov r0, [r1+48] ← Use r1+48 as an address. Go to memory and fetch a second address, "p".

Double Indirect
 mov r0, [[r1+48]] ← "p" points to the word.

Evaluating A Potential Code Sequence

Each instruction has a "cost"
 Cost = Execution Time

Execution Time is difficult to predict.
 Pipelining, Branches, Delay Slots, etc.

Goal: Approximate the real cost

A "*Cost Model*"

Evaluating A Potential Code Sequence

Each instruction has a “*cost*”

Cost = Execution Time

Execution Time is difficult to predict.

Pipelining, Branches, Delay Slots, etc.

Goal: Approximate the real cost

A “*Cost Model*”

Simplest Cost Model:

Code Length \approx Execution Time

Just count the instructions!

A Better Cost Model

Look at each instruction.

Compute a cost (in “units”).

Count the number of memory accesses.

Cost = 1 + Cost-of-operand-1 + Cost-of-operand-2 + Cost-of-result

	<u>example</u>	<u>cost</u>
Absolute Memory Address	x	1
Register	r0	0
Literal	39	0
Indirect Register	[r1]	1
Indirect plus Index	[r1+48]	1
Double Indirect	[[r1+48]]	2

Example: sub 97, r5 r5 - 97 → r5

Cost = 1 + 0 + 0 + 0 = 1

Example: sub 97, [r5] [r5] - 97 → [r5]

Cost = 1 + 1 + 0 + 1 = 3

Example: sub [r1], [[r5+48]] [[r5+48]] - [r1] → [[r5+48]]

Cost = 1 + 2 + 1 + 2 = 6

Code Generation Example

IR Code: $x := y + z$

Translation #1:

mov	y, x	3	}	Cost = 7
add	z, x	4		

Code Generation Example

IR Code: $x := y + z$

Translation #1:

mov	y, x	3	}	Cost = 7
add	z, x	4		

Translation #2:

mov	y, r1	2	}	Cost = 6
add	z, r1	2		
mov	r1, x	2		

Lesson #1:
Use Registers

Code Generation Example

IR Code: `x := y + z`

Translation #1:

<code>mov</code>	<code>y, x</code>	3	}	Cost = 7
<code>add</code>	<code>z, x</code>	4		

Translation #2:

<code>mov</code>	<code>y, r1</code>	2	}	Cost = 6
<code>add</code>	<code>z, r1</code>	2		
<code>mov</code>	<code>r1, x</code>	2		

Lesson #1:
Use Registers

Translation #3:
Assume "y" is in r1 and "z" is in r2
Assume "y" will not be needed again

Lesson #2:
Keep variables in registers

<code>add</code>	<code>r2, r1</code>	1	}	Cost = 3
<code>mov</code>	<code>r1, x</code>	2		

Code Generation Example

IR Code: `x := y + z`

Translation #1:

<code>mov</code>	<code>y, x</code>	3	}	Cost = 7
<code>add</code>	<code>z, x</code>	4		

Translation #2:

<code>mov</code>	<code>y, r1</code>	2	}	Cost = 6
<code>add</code>	<code>z, r1</code>	2		
<code>mov</code>	<code>r1, x</code>	2		

Lesson #1:
Use Registers

Translation #3:
Assume "y" is in r1 and "z" is in r2
Assume "y" will not be needed again

Lesson #2:
Keep variables in registers

<code>add</code>	<code>r2, r1</code>	1	}	Cost = 3
<code>mov</code>	<code>r1, x</code>	2		

Lesson #3:
Avoid or delay storing into memory.

Translation #4:
Assume "y" is in r1 and "z" is in r2
Assume "y" will not be needed again.
Assume we can keep "x" in a register.

<code>add</code>	<code>r2, r1</code>	1	}	Cost = 1
------------------	---------------------	---	---	----------

Code Generation ExampleIR Code: `x := y + z`

Translation #1:

<code>mov</code>	<code>y, x</code>	<code>3</code>	} Cost = 7
<code>add</code>	<code>z, x</code>	<code>4</code>	

Translation #2:

<code>mov</code>	<code>y, r1</code>	<code>2</code>	} Cost = 6
<code>add</code>	<code>z, r1</code>	<code>2</code>	
<code>mov</code>	<code>r1, x</code>	<code>2</code>	

Lesson #1:
Use Registers

Translation #3:

Assume "y" is in r1 and "z" is in r2
Assume "y" will not be needed again

<code>add</code>	<code>r2, r1</code>	<code>1</code>	} Cost = 3
<code>mov</code>	<code>r1, x</code>	<code>2</code>	

Lesson #2:

Keep variables in registers

Lesson #3:

Avoid or delay storing into memory.

Translation #4:

Assume "y" is in r1 and "z" is in r2
Assume "y" will not be needed again.
Assume we can keep "x" in a register.

<code>add</code>	<code>r2, r1</code>	<code>1</code>	} Cost = 1
------------------	---------------------	----------------	------------

Lesson #4: (not illustrated)

Use different addressing modes effectively.

Basic Blocks

Break IR code into blocks such that...

The block contains NO transfer-of-control instructions
... except as the last instruction

- A sequence of consecutive statements.
- Control enters only at the beginning.
- Control leaves only at the end.

Basic Blocks

```

      ⋮
Label_43:  t3 := t4 + 7
           t5 := t3 - 8
           if t5 < 9 goto Label_44
           t6 := 1
           goto Label_45
Label_44:  t6 := 0
Label_45:  t7 := t6 + 3
           t8 := y + z
           x := t8 - 4
           y := t8 + x
Label_46:  z := w + x
           t9 := z - 5
      ⋮


```

Basic Blocks

```

      ⋮
-----
Label_43:  t3 := t4 + 7
           t5 := t3 - 8
           if t5 < 9 goto Label_44
-----
           t6 := 1
           goto Label_45
-----
Label_44:  t6 := 0
-----
Label_45:  t7 := t6 + 3
           t8 := y + z
           x := t8 - 4
           y := t8 + x
-----
Label_46:  z := w + x
           t9 := z - 5
      ⋮

```

Control Flow GraphAlgorithm to Partition Instructions
into Basic BlocksConcept: “Leader”*The first instruction in a basic block*Idea:

Identify “leaders”

- The first instruction of each routine is a leader.
- Any statement that is the target of a branch / goto is a leader.
- Any statement that immediately follows
 - a branch / goto
 - a call instruction
 - ... is a leader

A Basic Block consists of

A leader and all statements that follow it

... up to, but not including, the next leader

Identify Leaders

```

      ⋮
Label_43:  t3 := t4 + 7
           t5 := t3 - 8
           if t5 < 9 goto Label_44
           t6 := 1
           goto Label_45
Label_44:  t6 := 0
Label_45:  t7 := t6 + 3
           t8 := y + z
           x := t8 - 4
           y := t8 + x
Label_46:  z := w + x
           t9 := z - 5
      ⋮

```

Identify Leaders

```

      ⋮
Label_43:  t3 := t4 + 7
           t5 := t3 - 8
           if t5 < 9 goto Label_44
           t6 := 1
           goto Label_45
Label_44:  t6 := 0
Label_45:  t7 := t6 + 3
           t8 := y + z
           x := t8 - 4
           y := t8 + x
Label_46:  z := w + x
           t9 := z - 5
      ⋮

```

Targets of
GOTOs

Identify Leaders

```

      ⋮
Label_43:  t3 := t4 + 7
           t5 := t3 - 8
           if t5 < 9 goto Label_44
           t6 := 1
           goto Label_45
Label_44:  t6 := 0
Label_45:  t7 := t6 + 3
           t8 := y + z
           x := t8 - 4
           y := t8 + x
Label_46:  z := w + x
           t9 := z - 5
           ⋮

```

Follows
a GOTO

Identify Leaders

```

      ⋮
Label_43:  t3 := t4 + 7
           t5 := t3 - 8
           if t5 < 9 goto Label_44
           t6 := 1
           goto Label_45
Label_44:  t6 := 0
Label_45:  t7 := t6 + 3
           t8 := y + z
           x := t8 - 4
           y := t8 + x
Label_46:  z := w + x
           t9 := z - 5
           ⋮

```

Use (B) Look at Each Basic Block in Isolation


The set of variables used (i.e., read) by the Basic Block
 (... before being written / updated)

The “inputs” to the BB

Def (B)

The set of variables in the Basic Block that are written / assigned to.

The “outputs” of the BB



Use (B₇) = ?

Def (B₇) = ?

Use (B) Look at Each Basic Block in Isolation


The set of variables used (i.e., read) by the Basic Block
 (... before being written / updated)

The “inputs” to the BB

Def (B)

The set of variables in the Basic Block that are written / assigned to.

The “outputs” of the BB



Use (B₇) = y, v, w


Def (B₇) = ?

Use (B) Look at Each Basic Block in Isolation

The set of variables used (i.e., read) by the Basic Block
 (... before being written / updated)
 The “inputs” to the BB

Def (B)

The set of variables in the Basic Block that are written / assigned to.
 The “outputs” of the BB



Use (B₇) = y, v, w


Def (B₇) = x, z, v

Use (B) Look at Each Basic Block in Isolation

The set of variables used (i.e., read) by the Basic Block
 (... before being written / updated)
 The “inputs” to the BB

Def (B)

The set of variables in the Basic Block that are written / assigned to.
 The “outputs” of the BB



Use (B₇) = y, v, w

Def (B₇) = x, z, v

View the basic block as a function

`<x, z, v> := f(y, v, w)`

Okay to transform the block!

(as long as it computes the same function)

Common Sub-Expression Elimination

A Basic Block:

```
x := b + c  
y := a - d  
d := b + c
```



We compute "b+c" twice!

Common Sub-Expression Elimination

Transform:

```
x := b + c  
y := a - d  
d := b + c
```



We compute "b+c" twice!

Into:

```
x := b + c  
y := a - d  
d := x
```

Common Sub-Expression Elimination

Transform:

```

x := b + c
y := a - d
d := b + c
z := a - d

```

What about "a-d"..
Do we need to recompute?

Into:

```

x := b + c
y := a - d
d := x
z := ?????

```

Common Sub-Expression Elimination

Transform:

```

x := b + c
y := a - d
d := b + c
z := a - d

```

What about "a-d"..
Do we need recompute?

Into:

```

x := b + c
y := a - d
d := x
z := a - d

```

Yes!

"d" has been changed since "a-d" computed!
Now, "a-d" may compute a different value!


Reordering Instructions in a Basic Block

Sometimes we can change the order of instructions...




Reordering Instructions in a Basic Block

Sometimes we can change the order of instructions...



Reordering Instructions in a Basic Block

Sometimes we can change the order of instructions...




But some changes would change the program!

Not Okay!

Reordering Instructions in a Basic Block

Sometimes we can change the order of instructions...



But some changes would change the program!

Not Okay!

When can we exchange these two instructions?


```

x := ...v1...v2...
y := ...v3...v4...
    
```

Any variables (including possibly "x" and "y")

Reordering Instructions in a Basic Block

Sometimes we can change the order of instructions...



But some changes would change the program!

When can we exchange these two instructions?

```

x := ...v1...v2...
y := ...v3...v4...
    
```

If and only if...

- v₁ ≠ y
- v₂ ≠ y
- v₃ ≠ x
- v₄ ≠ x

Any variables (including possibly "x" and "y")

Not Okay!

Live Variables

“Is some variable *x* live at some point *P* in the program?”

Could the value of “*x*” at point *P* ever be needed later in the execution?

Live Variables

“Is some variable x live at some point P in the program?”

Could the value of “ x ” at point P ever be needed later in the execution?

“Point in a program”

A point in a program occurs between two statements.

```

...
a := b + c ←
d := e * f ← Point P
c := b - 5 ←
...

```

Live Variables

“Is some variable x live at some point P in the program?”

Could the value of “ x ” at point P ever be needed later in the execution?

“Point in a program”

A point in a program occurs between two statements.

```

...
a := b + c ←
d := e * f ← Point P
c := b - 5 ←
...

```

Is it possible that the program will ever read from x along a path from P ?

[... before “ x ” is written / stored into]

“Dead” Variables

A Variable is “*Dead at point P*”
= Not Live

Value will definitely never be used.

No need to compute it!

If value is in register, no need to store it!

Liveness Example

→ a := b + c
d := e * f
c := b - 5

*At this point...
Is b live?*

Liveness Example

→ a := b + c
d := e * f
c := b - 5

At this point...
Is b live? YES
Is c live?

Liveness Example

→ a := b + c
d := e * f
c := b - 5

At this point...
Is b live? YES
Is c live? NO
Is a live?

Liveness Example

→ a := b + c
d := e * f
c := b - 5

At this point...
Is b live? YES
Is c live? NO
Is a live? Don't Know
Is g live?


Liveness Example

→ a := b + c
d := e * f
c := b - 5

At this point...
Is b live? YES
Is c live? NO
Is a live? Don't Know
Is g live? Possibly!


Liveness Example

Must look at the whole "control flow graph" to determine liveness.




Liveness Example

Must look at the whole "control flow graph" to determine liveness.




Liveness Example

Must look at the whole "control flow graph" to determine liveness.




Liveness Example

Must look at the whole "control flow graph" to determine liveness.



Liveness Example

Must look at the whole "control flow graph" to determine liveness.



Live Variable Analysis

A Rather Complex Algorithm

Input:

The Control Flow Graph

Use(B_i)
Def(B_i) } for all B_i

Output:

Live(B_i) = a list of all variables live at the end of B_i

Live Variable Analysis missing?

Assume all variables are live at the end of each basic block.

Temporaries

Assumption:

Each temporary is used in only one basic block
(True of temps for expression evaluation)

```

    ...
    t5 := xxxx + xxxx
    ...
    xxxx := t5 + xxxx
    ...
  
```

*More precisely:
No temp will ever
be in Use(B_i) for any BB*

Conclusion:

Temps are never live at the end of a basic block.

*If Live-Variable-Analysis is missing...
this assumption can at least identify many dead variables.*

Dead Code

“Dead Code” (first meaning)

Any code that cannot be reached.
(Will never be executed.)

```

    x := y + z
    goto Label_45
    a := b + c
    d := e * f
  Label_45:
    z := x - a
  
```

Dead Code (unreachable)

Dead Code

“Dead Code” (first meaning)

Any code that cannot be reached.

(Will never be executed.)

```

x := y + z
goto Label_45
a := b + c
d := e * f
Label_45:
z := x - a

```

Dead Code (unreachable)

“Dead Code” (second meaning)

A statement which computes a dead variable.

Example:

```

b := x * y
a := b + c
...

```

← **If “a” is not live here...**
Then eliminate this statement!!!

Temporaries

If you can identify a variable which is not in Use(B_i) for any basic block

(e.g., a temporary used only in this basic block)

Then you may...

- Rename the variable
- Keep the variable in a register instead of in memory
- Eliminate it entirely (during some optimization)

Must be careful that the variable is not used in other routines

(i.e., accessed as a non-local from another routine)

Algebraic Transformations

Watch for special cases.

Replace with equivalent instructions
... that execute with a lower cost.

Examples

$x := y + 0$	\Rightarrow	$x := y$
$x := y * 1$	\Rightarrow	$x := y$
$x := y ** 2$	\Rightarrow	$x := y * y$
$x := y + 1$	\Rightarrow	$x := \text{incr}(y)$
$x := y - 1$	\Rightarrow	$x := \text{decr}(y)$
...etc...		



May do some transformations during “Peephole Optimization.”

*Other transformations may be Target Architecture Dependent
(use your “cost model” to determine when to transform)*

Control Flow Graphs

Definitions:

- **Initial Block**
- **Predecessor Blocks**
- **Successor Blocks**




What is a "LOOP"?

A *cycle* in the flow graph.

Can go from B back to B.

A *path* from B to B.


All blocks on any path from B to B.



Note: This loop has multiple entries!

- Very un-natural
- Rare in assembly language programs
- Impossible in many programming languages

```
goto Lab45;
...
while (x<y) {
  ...
  Lab45:
  ...
}
```



Natural Loops

Each loop has a unique entry (its "Header Block")

To reach any block in the loop (from outside the loop)
you must first go through the header block

Result from "structured programming" constructs
while, for, do-until, if, ...

Concepts:

"loop nesting"

"inner / outer loops"

```
...  
while(...) {  
  ...  
  while(...) {  
    ...  
  }  
  ...  
}
```

