

IDT7164S/LS IDT7164L/LL

Features

- High-speed address/chip select access time
 - Military: 20/25/35/45/55/70/85/100ns (max.)
 - Industrial: 25/35ns (max.)
 - Commercial: 15/20/25/35ns (max.)
- Low power consumption
- Battery backup operation 2V data retention voltage (L Version only)
- Produced with advanced CMOS high-performance technology
- ◆ Inputs and outputs directly TTL-compatible
- Three-state outputs
- ◆ Available in 28-pin DIP, CERDIP and SOJ
- Military product compliant to MIL-STD-883, Class B

Description

The IDT7164 is a 65,536 bit high-speed static RAM organized as 8K \times 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.


Address access times as fast as 15ns are available and the circuit offers a reduced power standby mode. When $\overline{CS}1$ goes HIGH or CS2 goes LOW, the circuit will automatically go to, and remain in, a low-power stand by mode. The low-power (L) version also offers a battery backup data retention capability at power supply levels as low as 2V.

All inputs and outputs of the IDT7164 are TTL-compatible and operation is from a single 5V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT7164 is packaged in a 28-pin 300 mil DIP and SOJ and a 28-pin 600 mil CERDIP.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


Functional Block Diagram



FEBRUARY 2007

©2007 Integrated Device Technology, Inc. DSC-2967/14

Pin Configurations



Absolute Maximum Ratings(1)

		<u> </u>							
Symbol	Symbol Rating		Mil.	Unit					
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V					
Та	Operating Temperature	0 to +70	-55 to +125	°C					
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C					
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	۰C					
Рт	Power Dissipation	1.0	1.0	W					
ЮИТ	DC Output Current	50	50	mA					

2967 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
 cause permanent damage to the device. This is a stress rating only and functional
 operation of the device at these or any other conditions above those indicated in the
 operational sections of this specification is not implied. Exposure to absolute
 maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

NOTES:

Pin Descriptions

Name	Description		
A0 - A12	Address		
I/Oo - I/O7	Data Input/Output		
 CS 1	Chip Select		
CS2	Chip Select		
WE	Write Enable		
ŌĒ	Output Enable		
GND	Gr ound		
Vcc	Power		

Truth Table (1,2,3)

WE	ŪS₁	CS ₂	Œ	1/0	Function
Х	Н	Χ	Χ	High-Z	Deselected - Standby (IsB)
Х	Χ	L	Χ	High-Z	Deselected - Standby (IsB)
Х	Vнс	VHC OF VLC	Х	High-Z	Deselected - Standby (IsB1)
Х	Х	VLC	Χ	High-Z	Deselected - Standby (IsB1)
Н	L	Н	Н	High-Z	Output Disabled
Н	L	Н	L	DATAout	Read Data
L	L	Н	Χ	DATAIN	Write Data

NOTES:

2967 tbl 03

- 1. CS2 will power-down \overline{CS}_1 , but \overline{CS}_1 will not power-down CS2.
- 2. $H = V_{IH}$, $L = V_{IL}$, X = don't care.
- 3. VLC = 0.2V, VHC = VCC 0.2V

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
Vн	Input HIGH Voltage	2.2	_	Vcc + 0.5	٧
VIL	Input LOW Voltage	-0.5 ⁽¹⁾	_	0.8	٧

2967 tbl 05

2967 tbl 01

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	٥٧	5V ± 10%
Industrial	-40°C to +85°C	٥٧	5V ± 10%
Commercial	0°C to +70°C	٥V	5V ± 10%

2967 tbl 04

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

NOTE:

AC Electrical Characteristics (Vcc = 5.0V ± 10%, All Temperature Ranges)

		7164S15 ⁽¹⁾ 7164L15 ⁽¹⁾		7164S20 ⁽²⁾ 7164L20 ⁽²⁾		7164\$25 7164L25		7164S35 7164L35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	Read Cycle									
trc	Read Cycle Time	15		20		25		35		ns
t AA	Address Access Time	_	15	_	19	_	25	_	35	ns
tacs1(3)	Chip Select-1 Access Time	_	15	_	20	_	25		35	ns
tacs2(3)	Chip Select-2 Access Time	_	20		25		30		40	ns
tCLZ1,2 ⁽⁴⁾	Chip Select-1, 2 to Output in Low-Z	5	_	5	_	5	_	5	_	ns
toe	Output Enable to Output Valid	_	7	_	8	_	12	_	18	ns
toLz ⁽⁴⁾	Output Enable to Output in Low-Z	0	_	0	_	0	_	0		ns
t CHZ1,2 ⁽⁴⁾	Chip Select-1,2 to Output in High-Z	_	8	_	9		13		15	ns
t oHz ⁽⁴⁾	Output Disable to Output in High-Z	_	7	_	8	_	10	_	15	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	ns
t PU ⁽⁴⁾	Chip Select to Power Up Time	0	_	0		0	_	0		ns
t PD ⁽⁴⁾	Chip Deselect to Power Down Time	_	15	_	20	_	25	_	35	ns
Write Cy	cle		•							
twc	Write Cycle Time	15	_	20	_	25	_	35	_	ns
t CW1,2	Chip Select to End-of-Write	14	_	15	_	18	_	25		ns
t AW	Address Valid to End-of-Write	14	_	15		18	_	25	_	ns
t as	Address Set-up Time	0		0		0	_	0	_	ns
t WP	Write Pulse Width	14		15		21		25		ns
twr1	Write Recovery Time (CS1, WE)	0	_	0	_	0	_	0	_	ns
tWR2	Write Recovery Time (CS2)	5		5	_	5	_	5	_	ns
twHz ⁽⁴⁾	Write Enable to Output in High-Z		6		8		10		14	ns
tow	Data to Write Time Overlap	8		10		13	_	15		ns
t DH1	Data Hold from Write Time (CS1, WE)	0	_	0	_	0	_	0		ns
tDH2	Data Hold from Write Time (CS2)	5		5	_	5	_	5	_	ns
tow ⁽⁴⁾	Output Active from End-of-Write	4	_	4	_	4	_	4		ns

NOTES:


1. 0° to +70°C temperature range only.

- 0° to +70°C and -55°C to +125°C temperature ranges only.
 Both chip selects must be active for the device to be selected.
 This parameter is guaranteed by device characterization, but is not production tested.


2967 tbl 12

2967 drw 05


Timing Waveform of Read Cycle No. 1⁽¹⁾



Timing Waveform of Read Cycle No. $2^{(1,2,4)}$




Timing Waveform of Read Cycle No. $3^{(1,3,4)}$




NOTES:

- 1. WE is HIGH for Read cycle.
- 2. Device is continuously selected, \overline{CS}_1 is LOW, CS2 is HIGH.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}_1$ transition LOW and CS2 transition HIGH.
- 4. <u>OE</u> is LOW.
- 5. Transition is measured $\pm 200 \text{mV}$ from steady state.

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,5)




Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1)




NOTES:

- 1. A write occurs during the overlap of a LOW WE, a LOW CS1 and a HIGH CS2.
- 2. twn1, 2 is measured from the earlier of $\overline{CS}1$ or \overline{WE} going HIGH or CS2 going LOW to the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 4. If the CS1 LOW transition or CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. \overline{OE} is continuously HIGH. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of twp or (twHz +tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse width is as short as the specified twp.
- 6. Transition is measured ±200mV from steady state.

Low Vcc Data Retention Waveform



Ordering Information — Commercial



^{*} Available for 15ns and 20ns speed grades only. ** Available for 25ns and 35ns speed grades only.

2967 drw 11