

## Introduction

The MIL-STD-1553 is a low-speed serial bus used in avionics systems. This reference design implements Manchester II encoding and decoding required by the 1553 along with synchronization pattern insertion and identification, data serialization and de-serialization and parity checking and insertion functions.


## Features

- MIL-STD-1553 Compatible
- 1 Mbps Data Rate
- Sync Pattern Identification and Insertion
- Manchester II Encoding/Decoding
- Parity Checking and Insertion
- Serialization and De-serialization

## Functional Description

The following figure shows a block diagram of the different functions implemented in this 1553 Encoder/Decoder along with the input/output signals.

**Figure 1. 1553 Encoder/Decoder Block Diagram**



### Encoder Operation

The encoder requires a single clock with a frequency (2 MHz) of twice the desired data rate (1 Mbps) for `enc_clk`. The encoder cycle begins with either `tx_csw` or `tx_dw` pulse along with the command-status or data word to be transmitted. Then the encoder asserts `tx_busy` until it transmits this word serially through all the encoder functions and then de-asserts `tx_busy` to accept the next word.


### Decoder Operation

The decoder requires a single clock with a frequency (8 MHz) of 8 times the desired data rate (1 Mbps) for `dec_clk`. The decoder is free running and continuously hunting for the synchronization pattern on the serial input. When a valid synchronization pattern is detected, it identifies the boundary of the word and determines it as either a command-status word or a data word. Then the serial bits are passed through shift registers, and a parallel word is presented to the user interface along with the type of word and when it is valid. Also, the word is checked for parity errors.

### Pin Descriptions

Port Name	Active State	I/O	Signal Description
<b>Decoder</b>			
<code>dec_clk</code>	—	In	Decoder clock of 8 MHz
<code>rst_n</code>	Low	In	Asynchronous reset
<code>rx_data</code>	—	In	Serial data input
<code>rx_dword[0:15]</code>	—	Out	Received output data word to user
<code>rx_dval</code>	High	Out	Data valid indication for <code>rx_dword</code>
<code>rx_csw</code>	High	Out	Indicates <code>rx_dword</code> has command or status word
<code>rx_dw</code>	High	Out	Indicates <code>rx_dword</code> has data word
<code>rx_perr</code>	High	Out	Indicates parity error in <code>rx_dword</code>
<b>Encoder</b>			
<code>enc_clk</code>	—	In	Encoder clock of 2 MHz
<code>rst_n</code>	Low	In	Asynchronous reset
<code>tx_dword[0:15]</code>	—	In	Data word from user for transmission
<code>tx_csw</code>	High	In	Indicates <code>tx_dword</code> has command or status word
<code>tx_dw</code>	High	In	Indicates <code>tx_dword</code> has data word
<code>tx_data</code>	—	Out	Serial data output
<code>tx_dval</code>	High	Out	Data valid indication for <code>tx_data</code>
<code>tx_busy</code>	High	Out	Indicates Encoder is not ready to accept the next word

## Timing Diagrams



## Implementation Results

The design software used for this implementation is Lattice ispLEVER<sup>®</sup> version 4.2 and the Synplify Synplify synthesis tool. The device utilization and performance summary for LatticeEC<sup>™</sup> and LatticeXP<sup>™</sup> devices (-4 speed grade) is shown below.

Device	Size	Reported Frequency
<b>Decoder</b>		
LFEC20E-4	53 SLICES	8 MHz
LFXP10E-4	53 SLICES	8 MHz
<b>Encoder</b>		
LFEC20E-4	39 SLICES	2 MHz
LFXP10E-4	33 SLICES	2 MHz

## File List

The files provided in this LatticeEC reference design package are:

1. /1553_enc_dec/docs/1553_enc_dec.doc	Design document
2. /1553_enc_dec/docs/readme.txt	Read me file
3. /1553_enc_dec/source/decoder_1553.v	Decoder source verilog file
4. /1553_enc_dec/source/encoder_1553.v	Encoder source verilog file
5. /1553_enc_dec/par/EC/decoder_1553.prj	Decoder Constraint file for place and route
6. /1553_enc_dec/par/EC/encoder_1553.prj	Encoder Constraint file for place and route
7. /1553_enc_dec/par/EC/decoder_1553.syn	Decoder Project file for place and route
8. /1553_enc_dec/par/EC/encoder_1553.syn	Encoder Project file for place and route
9. /1553_enc_dec/simulation/EC/scripts/runsim_1553.do	Scripts for RTL simulation
10. /1553_enc_dec/synthesis/EC/synplify/decoder_1553.prj	Decoder Project file for synthesis using Synplify
11. /1553_enc_dec/synthesis/EC/synplify/encoder_1553.prj	Encoder Project file for synthesis using Synplify
12. /1553_enc_dec/synthesis/EC/synplify/decoder_1553.sdc	Decoder Constraint file for synthesis using Synplify
13. /1553_enc_dec/synthesis/EC/synplify/encoder_1553.sdc	Encoder Constraint file for synthesis using Synplify
14. /1553_enc_dec/testbench/test_1553.v	Testbench for simulation

The files provided in this LatticeXP reference design package are:

1. /1553_enc_dec/docs/1553_enc_dec.doc	Design document
2. /1553_enc_dec/docs/readme.txt	Read me file
3. /1553_enc_dec/source/decoder_1553.v	Decoder source verilog file
4. /1553_enc_dec/source/encoder_1553.v	Encoder source verilog file
5. /1553_enc_dec/par/xp/decoder_1553.prj	Decoder Constraint file for place and route
6. /1553_enc_dec/par/xp/encoder_1553.prj	Encoder Constraint file for place and route
7. /1553_enc_dec/par/xp/decoder_1553.syn	Decoder Project file for place and route
8. /1553_enc_dec/par/xp/encoder_1553.syn	Encoder Project file for place and route
9. /1553_enc_dec/simulation/xp/scripts/runslm_1553.do	Scripts for RTL simulation
10. /1553_enc_dec/synthesis/xp/synplify/decoder_1553.prj	Decoder Project file for synthesis using Synplify
11. /1553_enc_dec/synthesis/xp/synplify/encoder_1553.prj	Encoder Project file for synthesis using Synplify
12. /1553_enc_dec/synthesis/xp/synplify/decoder_1553.sdc	Decoder Constraint file for synthesis using Synplify
13. /1553_enc_dec/synthesis/xp/synplify/encoder_1553.sdc	Encoder Constraint file for synthesis using Synplify
14. /1553_enc_dec/testbench/test_1553.v	Testbench for simulation

### Technical Support Assistance

Hotline: 1-800-LATTICE (North America)  
          +1-408-826-6002 (Outside North America)  
e-mail: techsupport@latticesemi.com  
Internet: [www.latticesemi.com](http://www.latticesemi.com)



## IP Cores

At Art of Silicon we have drawn on our experience to create a portfolio of multimedia IP.

All of our IP is created in line with the Reuse Methodology Manual, and delivered fully verified and documented with a reference model and testsuite.



Art of Silicon is a Lattice ispLeverCore Connection partner

### IP cores

All of our IP Cores are available as Verilog or VHDL RTL ready for ASIC synthesis, or as an EDIF Netlist targeting Lattice, Xilinx or Altera FPGAs.

We can interface to any system bus through one of our bus interface blocks.

If you don't see what you require here, contact us about becoming a development partner for our future IP cores.

Contact us for pricing or further information.

### JPEG cores

#### JPEG Decoder

[1 colour component decoder datasheet](#)

[3 colour component decoder datasheet](#)

#### JPEG Encoder

[1 colour component encoder datasheet](#)

[3 colour component encoder datasheet](#)

### Coming Soon

Contact us for more details of our future products.


MPEG2 Cores

JPEG2000 Cores

Email: [all.enquiries@artofsilicon.com](mailto:all.enquiries@artofsilicon.com)



# Colour JPEG Decoder Datasheet



## Features

- Supports baseline JPEG decode as per ISO/IEC 10918-1
- Decodes one sample per clock cycle
- Decodes colour and greyscale images
- Self configuring by parsing JPEG header
- Supports image sizes up to 64k x 64k
- 8 bits per pixel
- Simple valid-accept interfaces for easy integration
- Available optimised for both ASIC and FPGA

## Description

The Art of Silicon Colour JPEG decoder supports high speed baseline progressive JPEG decode. It is self configuring by reading header information from an incoming JPEG header. Any errors in the JPEG stream are detected and flagged.

All internal state is clocked from a single clock input. A synchronous reset is provided. Clock and reset senses are configurable.

This block is available as optimized FPGA bitstream or verilog source code, targeted at either ASIC or FPGA. A full testbench and test suite is included with the design.

## Implementation Results

Family	Frequency (MHz)	Slices	Block Rams	DSP Blocks
Lattice ECP2	>85	3183	14	2
Lattice SC	>105	3678	14	-
Lattice XP	>45	3746	14	-

## Deliverables

- Documentation
- EDIF Netlist or RTL
- Instantiation Template
- Constraints
- Testbench
- Reference C Model


## Art of Silicon IP

This is one member of a family of Intellectual Property available from Art of Silicon. Each block is designed with simple interfaces for ease of integration into your designs. We are also happy to customise our IP to your requirements. Telephone and email support is available for all our IP.

Contact Art of Silicon for pricing and ordering information.

Art of Silicon Ltd  
Grosvenor Court  
Westfield Park  
Bristol  
UK  
BS6 6LT

email: [all.enquiries@artofsilicon.com](mailto:all.enquiries@artofsilicon.com)




# DW01\_decode

Decoder

Last Revised: Release DWF\_0206

## Features and Benefits

- Parameterized word length
- Inferable using a function call



## Description

DW01\_decode decodes an address on input port A to a single bitline on output port B. The selected bitline on port B is active high.

**Table 1: Pin Description**

Pin Name	Width	Direction	Function
A	<i>width</i>	Input	Binary input data
B	$2^{width}$	Output	Decoded output data

**Table 2: Parameter Description**

Parameter	Values	Description
<i>width</i>	$\geq 1$	Word length of input A is <i>width</i> . Word length of output B is $2^{width}$

**Table 3: Synthesis Implementations**

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare-Foundation




Table 4: Simulation Models


Model	Function
DW01.DW01_DECODE_CFG_SIM	Design unit name for VHDL simulation
dw/dw01/src/DW01_decode_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW01_decode.v	Verilog simulation model source code

Table 5: Truth Table (width = 3)

A(2:0)	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)	B(1)	B(0)
000	0	0	0	0	0	0	0	1
001	0	0	0	0	0	0	1	0
010	0	0	0	0	0	1	0	0
011	0	0	0	0	1	0	0	0
100	0	0	0	1	0	0	0	0
101	0	0	1	0	0	0	0	0
110	0	1	0	0	0	0	0	0
111	1	0	0	0	0	0	0	0

### Related Topics


- Logic – Combinational Overview
- DesignWare Building Block IP Documentation Overview



## HDL Usage Through Component Instantiation - Verilog

Because Verilog does not support an exponentiation operator, you must explicitly set your input and output port widths. Check Table 1 on page 1 for details on the relationship between input and output port widths. You also must explicitly set a value for the parameter in your instantiation statement.

```
module DW01_decode_inst( inst_A, B_inst );  
  
    parameter width = 8;  
  
    input [width-1 : 0] inst_A;  
    output [(1<<width)-1 : 0] B_inst;  
  
    // Instance of DW01_decode  
    DW01_decode #(width)  
        U1 ( .A(inst_A), .B(B_inst) );  
  
endmodule
```



## HDL Usage Through Function Inferencing - VHDL

```
library IEEE,DW01;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use DW01.DW01_components.all;

entity DW01_decode_func is
  generic(func_width : integer := 5);
  port( func_A:      in  std_logic_vector(func_width-1 downto 0);
        B_func_TC:  out std_logic_vector(2**func_width-1 downto 0);
        B_func_UN:  out std_logic_vector(2**func_width-1 downto 0);
        B_func:     out std_logic_vector(2**func_width-1 downto 0));
end DW01_decode_func;

architecture func of DW01_decode_func is
begin

  B_func_TC  <= std_logic_vector(DWF_decode (signed (func_A)));
  B_func_UN  <= std_logic_vector(DWF_decode (unsigned (func_A)));
  B_func     <= DWF_decode (func_A);
end func;
```

## HDL Usage Through Function Inferencing - Verilog

```
module DW01_decode_func (func_A,B_func);
  parameter func_width = 4;

  // Passes the width to the decode function
  parameter width = func_width;

  // Please add search_path = search_path + {synopsys_root + "/dw/sim_ver"}
  // to your .synopsys_dc.setup file (for synthesis) and add
  // +incdir+${SYNOPSYS}/dw/sim_ver+ to your verilog simulator command line
  // (for simulation).
  `include "DW01_decode_function.inc"

  input [func_width-1:0] func_A;

  output [(1 << func_width)-1:0] B_func;

  assign B_func = DWF_decode(func_A);

endmodule
```




## DW04\_par\_gen

Parity Generator and Checker

Last Revised: Release DWF\_0206

### Features and Benefits

- Generates parity for given input data
- Supports even and odd parity, selectable via a parameter
- Supports variable word widths
- Inferable using a function call



### Applications

- Parity generation and checking on external DRAM
- Parity generation and checking on internal or external SRAM
- Parity generation and checking on words transmitted in telecommunications, via UART, disk drives, etc.

### Description

The DW04\_par\_gen is a parity generator and checker circuit that is designed for systems such as computers, peripherals, and communications devices that require improved data integrity over unprotected systems.


**Table 1: Pin Description**

Pin Name	Width	Direction	Function
datain	<i>width</i> bit(s)	Input	Input data word to check or generate parity
parity	1 bit	Output	Generated parity (see Table 5)

**Table 2: Parameter Description**

Parameter	Values <sup>a</sup>	Description
width	1 to 256	Defines the width of the input bus
par_type	0 or 1	Defines the type of parity

a. The upper bound of the legal range is a guideline to ensure reasonable compile times.

**Table 3: Synthesis Implementations**

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

**Table 4: Simulation Models**

Model	Function
DW04.DW04_PAR_GEN__SIM	Design unit name for VHDL simulation
dw/dw04/src/DW04_par_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW04_par.v	Verilog simulation model source code

**Table 5: Truth Table**

datain	par_type	parity
even # 1's	0 (even)	1
odd # 1's	0 (even)	0
even # 1's	1 (odd)	0
odd # 1's	1 (odd)	1

When input data is applied to `datain`, which is *width* bits in size, parity is generated at the output, `parity`, based on the value of the `par_type` parameter. This parameter selects whether odd or even parity is generated, as shown in Table 5 on page 2.

### Application Example

Extending the DW04\_par\_gen to a parity checker is accomplished by performing an exclusive-OR of the parity output of DW04\_par\_gen with the parity bit of the parity-checked input word received.

### Related Topics

- Application Specific – Data Integrity Overview
- DesignWare Building Block IP Documentation Overview



## HDL Usage Through Function Inferencing - VHDL

```
library IEEE, DW04;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use DW04.DW04_components.all;

entity DW04_par_gen_func is
  generic(func_width :integer:=8;  func_par_type: INTEGER := 1);
  port(func_data_in : in std_logic_vector(func_width-1 downto 0);
        parity_func  : out std_logic);
end DW04_par_gen_func;

architecture func of DW04_par_gen_func is
begin
  parity_func <= DWF_parity_gen(func_par_type, func_data_in);
end func;
```

## HDL Usage Through Function Inferencing - Verilog


DW\_parity\_gen is an obsoleted function. Using this function multiple times may cause inconsistent logic when the initial parameter value is smaller than the actual parameter value. This is because HDL Compiler currently does not support defparam Verilog functions. For the detailed information, refer to STARs 59352 and 59348.

This function is released only for backward compatibility. New users should not use this function. Instead, new users should use this part through component instantiation.

## HDL Usage Through Component Instantiation - VHDL

```
library IEEE,DWARE,DW04;
use IEEE.std_logic_1164.all;
use DWARE.DWpackages.all;
use DW04.DW04_components.all;

entity DW04_par_gen_inst is
  generic (inst_width      : POSITIVE := 8;
           inst_par_type  : INTEGER := 1 );
  port (inst_datain : in std_logic_vector(inst_width-1 downto 0);
        parity_inst : out std_logic );
end DW04_par_gen_inst;
```



## DW04\_par\_gen

### Parity Generator and Checker

---

```
architecture inst of DW04_par_gen_inst is
begin

    -- Instance of DW04_par_gen
    U1 : DW04_par_gen
        generic map (width => inst_width,    par_type => inst_par_type )
        port map ( datain => inst_datain,    parity => parity_inst );
    end inst;

    -- pragma translate_off
    configuration DW04_par_gen_inst_cfg_inst of DW04_par_gen_inst is
        for inst
            end for; -- inst
    end DW04_par_gen_inst_cfg_inst;
    -- pragma translate_on
```


## HDL Usage Through Component Instantiation - Verilog

```
module DW04_par_gen_inst( inst_datain, parity_inst );

    parameter width = 8;
    parameter par_type = 1;

    input [width-1 : 0] inst_datain;
    output parity_inst;

    // Instance of DW04_par_gen
    DW04_par_gen #(width, par_type)
        U1 ( .datain(inst_datain),    .parity(parity_inst) );
endmodule
```




# DW\_minmax

Minimum/Maximum Value

Last Revised: Release DWF\_0206

## Features and Benefits

- Parameterized number of inputs
- Parameterized word length
- Unsigned and signed (two's complement) data operation
- Dynamically selectable mode (minimum or maximum)
- Additional output gives an index of the minimum or maximum input
- Inferable using a function call



## Description


DW\_minmax determines the minimum or maximum value of multiple inputs. The *num\_inputs* input operands of *width* length must be concatenated into a single input vector (a) of *num\_inputs* × *width* length. The value output is the minimum of all inputs if *min\_max*=0, and the maximum if *min\_max*=1. The inputs and the value output are interpreted as unsigned numbers if *tc*=0, and as signed numbers if *tc*=1.

**Table 1: Pin Description**

Pin Name	Width	Direction	Function
a	<i>num_inputs</i> × <i>width</i> bit(s)	Input	Concatenated input data
tc	1 bit	Input	Two's complement control
min_max	1 bit	Input	Minimum/maximum control 0 = minimum (a) 1 = maximum (a)
value	<i>width</i> bit(s)	Output	Minimum/maximum value
index	ceil(log <sub>2</sub> [ <i>num_inputs</i> ]) bit(s)	Output	Index of minimum/maximum input

**Table 2: Parameter Description**

Parameter	Values	Description
width	≥ 1	Input word length
num_inputs	≥ 2 Default: 2	Number of inputs


**DW\_minmax**  
 Minimum/Maximum Value

**Table 3: Synthesis Implementations<sup>a</sup>**

Implementation Name	Function	License Feature Required
cla	Carry-lookahead tree synthesis model	DesignWare
clas	Carry-lookahead/select tree synthesis model	DesignWare

- a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.

**Table 4: Simulation Models**

Model	Function
DW01.DW_minmax_cfg_sim	Design unit name for VHDL simulation
dw/dw01/src/DW_minmax_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_minmax.v	Verilog simulation model source code

**Table 5: Functional Description**

min_max	a	value
0	$a_n \& \dots \& a_1 \& a_0^a$	$\min(a_n, \dots, a_1, a_0)$
1	$a_n \& \dots \& a_1 \& a_0$	$\max(a_n, \dots, a_1, a_0)$

- a. "&" denotes concatenation in VHDL (Verilog: "{ $a_n, \dots, a_1, a_0$ }")

The index output gives the index of the minimum or maximum input as a binary coded number. Therefore, the right-most input within the concatenated input vector has index 0, and the left-most input has index  $num\_inputs-1$ . If multiple inputs are equal and minimum, the lowest of the indices is given; if multiple inputs are equal and maximum, the highest of the indices is given.





Figure 1: Functional Operation

### Related Topics

- Math – Arithmetic Overview
- DesignWare Building Block IP Documentation Overview

```
// example: instantiation of 4-input minimum/maximum component
module DW_minmax_inst (a0, a1, a2, a3, tc, max, val, idx);

    parameter wordlength = 8;

    input [wordlength-1 : 0] a0, a1, a2, a3;
    input tc, max;
    output [wordlength-1 : 0] val;
    output [1 : 0] idx;

    // instantiation of DW_minmax
    // inputs are concatenated into the input vector
    DW_minmax #(wordlength, 4)
        U1 (.a({a3, a2, a1, a0}), .tc(tc), .min_max(max),
            .value(val), .index(idx));

endmodule
```

```
// example: functional inference of 4-input minimum/maximum component
module DW_minmax_func (a0, a1, a2, a3, tc, max, val);

    parameter wordlength = 8;

    input [wordlength-1 : 0] a0, a1, a2, a3;
    input tc, max;
    output [wordlength-1 : 0] val;

    // pass "width" and "num_inputs" parameters to the inference functions
    parameter width = wordlength;
    parameter num_inputs = 4;

    // Please add search_path = search_path + {synopsys_root + "/dw/sim_ver"}
    // to your .synopsys_dc.setup file (for synthesis) and add
    // +incdir+$SYNOPSYS/dw/sim_ver+ to your verilog simulator command line
    // (for simulation).
    `include "DW_minmax_function.inc"

    // function calls for unsigned/signed minimum/maximum
    // inputs are concatenated into the function call operand
    assign val =
        (max == 1'b0) ? ((tc == 1'b0) ? DWF_min_uns({a3, a2, a1, a0}) :
            DWF_min_tc ({a3, a2, a1, a0})) :
            ((tc == 1'b0) ? DWF_max_uns({a3, a2, a1, a0}) :
            DWF_max_tc ({a3, a2, a1, a0}));

endmodule
```