

Features

■ flexiFLASH™ Architecture

- Instant-on
- Infinitely reconfigurable
- Single chip
- FlashBAK™ technology
- Serial TAG memory
- Design security

■ Live Update Technology

- TransFR™ technology
- Secure updates with 128 bit AES encryption
- Dual-boot with external SPI

■ sysDSP™ Block

- Three to eight blocks for high performance Multiply and Accumulate
- 12 to 32 18x18 multipliers
- Each block supports one 36x36 multiplier or four 18x18 or eight 9x9 multipliers

■ Embedded and Distributed Memory

- Up to 885 Kbits sysMEM™ EBR
- Up to 83 Kbits Distributed RAM

■ Flexible I/O Buffer

- sysIO™ buffer supports:
 - LVCMOS 33/25/18/15/12; LVTTTL

- SSTL 33/25/18 class I, II
- HSTL15 class I; HSTL18 class I, II
- PCI
- LVDS, Bus-LVDS, MLVDS, LVPECL, RSDS

■ Pre-engineered Source Synchronous Interfaces

- DDR / DDR2 interfaces up to 200 MHz
- 7:1 LVDS interfaces support display applications
- XGMII

■ sysCLOCK™ PLLs

- Up to four analog PLLs per device
- Clock multiply, divide and phase shifting

■ Density And Package Options

- 5k to 40k LUT4s, 86 to 540 I/Os
- csBGA, TQFP, QFP, ftBGA and fpBGA packages
- Density migration supported

■ Flexible Device Configuration

- SPI (master and slave) Boot Flash Interface
- Dual Boot Image supported
- Soft Error Detect (SED) macro embedded

■ System Level Support

- IEEE 1149.1 and IEEE 1532 Compliant
- On-chip oscillator for initialization & general use
- Devices operate with 1.2V power supply

Table 1-1. LatticeXP2 Family Selection Guide

Device	XP2-5	XP2-8	XP2-17	XP2-30	XP2-40
LUTs (K)	5	8	17	29	40
Distributed RAM (KBits)	10	18	35	56	83
EBR SRAM (KBits)	166	221	276	387	885
EBR SRAM Blocks	9	12	15	21	48
sysDSP Blocks	3	4	5	7	8
18 x 18 Multipliers	12	16	20	28	32
V _{CC} Voltage	1.2	1.2	1.2	1.2	1.2
GPLL	2	2	4	4	4
Max Available I/O	172	201	358	472	540
Packages and I/O Combinations					
132-Ball csBGA (8 x 8 mm)	86	86			
144-Pin TQFP (20 x 20 mm)	100	100			
208-Pin PQFP (28 x 28 mm)	146	146	146		
256-Ball ftBGA (17 x 17 mm)	172	201	201	201	
484-Ball fpBGA (23 x 23 mm)			358	363	363
672-Ball fpBGA (27 x 27 mm)				472	540

Note: The information in this Advance Data Sheet is by definition not final and subject to change. Please consult the Lattice website and your local Lattice Sales Manager to ensure you have the latest information regarding the specifications for these products as you make critical design decisions.

Introduction

LatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with non-volatile Flash cells in an architecture referred to as flexiFLASH.

The flexiFLASH approach provides benefits including instant-on, infinite reconfigurability, on chip storage with FlashBAK embedded block memory and Serial TAG memory and design security. The parts also support Live Update technology with TransFR, 128-bit AES Encryption and Dual-boot technologies.

The LatticeXP2 FPGA fabric was optimized for the new technology from the outset with high performance and low cost in mind. LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked Loops (PLLs), pre-engineered source synchronous I/O support and enhanced sysDSP blocks.

The ispLEVER® design tool from Lattice allows large and complex designs to be efficiently implemented using the LatticeXP2 family of FPGA devices. Synthesis library support for LatticeXP2 is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeXP2 device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design for timing verification.

Lattice provides many pre-designed Intellectual Property (IP) ispLeverCORE™ modules for the LatticeXP2 family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

Architecture Overview

Each LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and a row of sys-DSP™ Digital Signal Processing blocks as shown in Figure 2-1.

On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks. In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™ peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the configuration SRAM. With this technology, expensive external configuration memory is not required, and designs are secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many applications. LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Memory Blocks at user request.

There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row.

LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18Kbit memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addition, LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.


Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards. In addition, a separate I/O bank is provided for programming interfaces. PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-engineered support to aid in the implementation of high speed source synchronous standards such as 7:1 LVDS interfaces, found in many display applications, and memory interfaces including DDR and DDR2.

Other blocks provided include PLLs and configuration functions. The LatticeXP2 architecture provides up to four General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.

The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates and dual boot support is located between banks two and three. Every device in the LatticeXP2 family supports a sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is provided between banks two and three.

This family also provides an on-chip oscillator and Soft Error Detect (SED) capability. LatticeXP2 devices use 1.2V as their core voltage.

Figure 2-1. Simplified Block Diagram, LatticeXP2-17 Device (Top Level)




PFU Blocks

The core of the LatticeXP2 device is made up of logic blocks in two forms, PFUs and PFFs. PFUs can be programmed to perform logic, arithmetic, distributed RAM and distributed ROM functions. PFF blocks can be programmed to perform logic, arithmetic and ROM functions. Except where necessary, the remainder of this data sheet will use the term PFU to refer to both PFU and PFF blocks.

Each PFU block consists of four interconnected slices, numbered Slice 0 through Slice 3, as shown in Figure 2-2. All the interconnections to and from PFU blocks are from routing. There are 50 inputs and 23 outputs associated with each PFU block.

Figure 2-2. PFU Diagram



Slice


Slice 0 through Slice 2 contain two 4-input combinatorial Look-Up Tables (LUT4), which feed two registers. Slice 3 contains two LUT4s and no registers. For PFUs, Slice 0 and Slice 2 can also be configured as distributed memory, a capability not available in PFF blocks. Table 2-1 shows the capability of the slices in both PFF and PFU blocks along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select and wider RAM/ROM functions. Figure 2-3 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks.

Table 2-1. Resources and Modes Available per Slice

Slice	PFU BBlock		PFF Block	
	Resources	Modes	Resources	Modes
Slice 0	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 1	2 LUT4s and 2 Registers	Logic, Ripple, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 2	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 3	2 LUT4s	Logic, ROM	2 LUT4s	Logic, ROM

Slice 0 through Slice 2 have 14 input signals: 13 signals from routing and one from the carry-chain (from the adjacent slice or PFU). There are seven outputs: six to routing and one to carry-chain (to the adjacent PFU). Slice 3 has 13 input signals from routing and four signals to routing. Table 2-2 lists the signals associated with Slice 0 to Slice 2.

Figure 2-3. Slice Diagram



For Slices 0 and 2, memory control signals are generated from Slice 1 as follows:
 WCK is CLK
 WRE is from LSR
 DI[3:2] for Slice 2 and DI[1:0] for Slice 0 data
 WAD [A:D] is a 4bit address from slice 1 LUT input

Table 2-2. Slice Signal Descriptions

Function	Type	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	M0	Multipurpose Input
Input	Multi-purpose	M1	Multipurpose Input
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLK	System Clock
Input	Inter-PFU signal	FCI	Fast Carry-In ¹
Input	Inter-slice signal	FXA	Intermediate signal to generate LUT6 and LUT7
Input	Inter-slice signal	FXB	Intermediate signal to generate LUT6 and LUT7
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 ² MUX depending on the slice
Output	Inter-PFU signal	FCO	Slice 2 of each PFU is the fast carry chain output ¹

1. See Figure 2-3 for connection details.
 2. Requires two PFUs.

Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

Logic Mode

In this mode, the LUTs in each slice are configured as LUT4s. A LUT4 has 16 possible input combinations. Four-input logic functions are generated by programming the LUT4. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger LUTs such as LUT6, LUT7 and LUT8, can be constructed by concatenating two or more slices. Note that a LUT8 requires more than four slices.

Ripple Mode

Ripple mode allows efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/Down counter with async clear
- Up/Down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Two carry signals, FCI and FCO, are generated per slice in this mode, allowing fast arithmetic functions to be constructed by concatenating slices.

RAM Mode

In this mode, a 16x4-bit distributed Single Port RAM (SPR) can be constructed using each LUT block in Slice 0 and Slice 2 as a 16x1-bit memory. Slice 1 is used to provide memory address and control signals. A 16x2-bit Pseudo Dual Port RAM (PDPR) memory is created by using one slice as the read-write port and the other companion slice as the read-only port.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information on using RAM in LatticeXP2 devices, please see TN1137, *LatticeXP2 Memory Usage Guide*.

Table 2-3. Number of Slices Required For Implementing Distributed RAM

	SPR 16X4	PDPR 16X4
Number of slices	3	3

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

ROM Mode

ROM mode uses the LUT logic; hence, Slices 0 through 3 can be used in the ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

Routing

There are many resources provided in the LatticeXP2 devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with x1 (spans two PFU), x2 (spans three PFU) or x6 (spans seven PFU) connections. The x1 and x2 connections provide fast and efficient connections in horizontal and vertical directions. The x2 and x6 resources are buffered to allow both short and long connections routing between PFUs.

The LatticeXP2 family has an enhanced routing architecture to produce a compact design. The ispLEVER design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

sysCLOCK Phase Locked Loops (PLL)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The LatticeXP2 family supports between two and four full featured General Purpose PLLs (GPLL). The architecture of the GPLL is shown in Figure 2-4.

CLKI, the PLL reference frequency, is provided either from the pin or from routing; it feeds into the Input Clock Divider block. CLKFB, the feedback signal, is generated from CLKOP (the primary clock output) or from a user clock pin/logic. CLKFB feeds into the Feedback Divider and is used to multiply the reference frequency.

Both the input path and feedback signals enter the Voltage Controlled Oscillator (VCO) block. The phase and frequency of the VCO are determined from the input path and feedback signals. A LOCK signal is generated by the VCO to indicate that the VCO is locked with the input clock signal.

The output of the VCO feeds into the CLKOP Divider, a post-scalar divider. The duty cycle of the CLKOP Divider output can be fine tuned using the Duty Trim block, which creates the CLKOP signal. By allowing the VCO to operate at higher frequencies than CLKOP, the frequency range of the GPLL is expanded. The output of the CLKOP Divider is passed through the CLKOK Divider, a secondary clock divider, to generate lower frequencies for the CLKOK output. For applications that require even lower frequencies, the CLKOP signal is passed through a divide-by-three divider to produce the CLKOK2 output. The CLKOK2 output is provided for applications that use source synchronous logic. The Phase/Duty Cycle/Duty Trim block is used to adjust the phase and duty cycle of the CLKOP Divider output to generate the CLKOS signal. The phase/duty cycle setting can be pre-programmed or dynamically adjusted.

The clock outputs from the GPLL; CLKOP, CLKOK, CLKOK2 and CLKOS, are fed to the clock distribution network.

For further information on the GPLL please see TN1126, *LatticeXP2 sysCLOCK PLL Design and Usage Guide*.

Figure 2-4. General Purpose PLL (GPLL) Diagram




Table 2-4 provides a description of the signals in the GPLL blocks.

Table 2-4. GPLL Block Signal Descriptions

Signal	I/O	Description
CLKI	I	Clock input from external pin or routing
CLKFB	I	PLL feedback input from CLKOP (PLL internal), from clock net (CLKOP) or from a user clock (PIN or logic)
RST	I	“1” to reset PLL counters, VCO, charge pumps and M-dividers
RSTK	I	“1” to reset K-divider
DPHASE [3:0]	I	DPA Phase Adjust input
DDUTY [3:0]	I	DPA Duty Cycle Select input
WRDEL	I	DPA Fine Delay Adjust input
CLKOS	O	PLL output clock to clock tree (phase shifted/duty cycle changed)
CLKOP	O	PLL output clock to clock tree (no phase shift)
CLKOK	O	PLL output to clock tree through secondary clock divider
CLKOK2	O	PLL output to clock tree (CLKOP divided by 3)
LOCK	O	“1” indicates PLL LOCK to CLKI

Clock Dividers

LatticeXP2 devices have two clock dividers, one on the left side and one on the right side of the device. These are intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a $\div 2$, $\div 4$ or $\div 8$ mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal. The clock dividers can be fed from the CLKOP output from the GPLLs or from the Edge Clocks (ECLK). The clock divider outputs serve as primary clock sources and feed into the clock distribution network. The Reset (RST) control signal resets the input and forces all outputs to low. The RELEASE signal releases outputs to the input clock. For further information on clock dividers, please see TN1126, *sysCLOCK PLL Design and Usage Guide*. Figure 2-5 shows the clock divider connections.

IPexpress™

The user can access the sysDSP block via the ispLEVER IPexpress tool, which provides the option to configure each DSP module (or group of modules), or by direct HDL instantiation. In addition, Lattice has partnered with The MathWorks® to support instantiation in the Simulink® tool, a graphical simulation environment. Simulink works with ispLEVER to dramatically shorten the DSP design cycle in Lattice FPGAs.

Optimized DSP Functions

Lattice provides a library of optimized DSP IP functions. Some of the IP cores planned for the LatticeXP2 DSP include the Bit Correlator, FFT functions, FIR Filter, Reed-Solomon Encoder/Decoder, Turbo Encoder/Decoder and Convolutional Encoder/Decoder. Please contact Lattice to obtain the latest list of available DSP IP cores.

Resources Available in the LatticeXP2 Family

Table 2-8 shows the maximum number of multipliers for each member of the LatticeXP2 family. Table 2-9 shows the maximum available EBR RAM Blocks and Serial TAG Memory bits in each LatticeXP2 device. EBR blocks, together with Distributed RAM can be used to store variables locally for fast DSP operations.

Table 2-8. Maximum Number of DSP Blocks in the LatticeXP2 Family

Device	DSP Block	9x9 Multiplier	18x18 Multiplier	36x36 Multiplier
XP2-5	3	24	12	3
XP2-8	4	32	16	4
XP2-17	5	40	20	5
XP2-30	7	56	28	7
XP2-40	8	64	32	8

Table 2-9. Embedded SRAM/TAG Memory in the LatticeXP2 Family

Device	EBR SRAM Block	Total EBR SRAM (Kbits)	TAG Memory (Bits)
XP2-5	9	166	632
XP2-8	12	221	768
XP2-17	15	276	2184
XP2-30	21	387	2640
XP2-40	48	885	3384

LatticeXP2 DSP Performance

Table 2-10 lists the maximum performance in Millions of MAC (MMAC) operations per second for each member of the LatticeXP2 family.

Table 2-10. DSP Performance

Device	DSP Block	DSP Performance MMAC
XP2-5	3	3,900
XP2-8	4	5,200
XP2-17	5	6,500
XP2-30	7	9,100
XP2-40	8	10,400

For further information on the sysDSP block, please see TN1140, *LatticeXP2 sysDSP Usage Guide*.

Table 2-13. Supported Output Standards

Output Standard	Drive	V _{CCIO} (Nom.)
Single-ended Interfaces		
LVTTTL	4mA, 8mA, 12mA, 16mA, 20mA	3.3
LVC MOS33	4mA, 8mA, 12mA 16mA, 20mA	3.3
LVC MOS25	4mA, 8mA, 12mA, 16mA, 20mA	2.5
LVC MOS18	4mA, 8mA, 12mA, 16mA	1.8
LVC MOS15	4mA, 8mA	1.5
LVC MOS12	2mA, 6mA	1.2
LVC MOS33, Open Drain	4mA, 8mA, 12mA 16mA, 20mA	—
LVC MOS25, Open Drain	4mA, 8mA, 12mA 16mA, 20mA	—
LVC MOS18, Open Drain	4mA, 8mA, 12mA 16mA	—
LVC MOS15, Open Drain	4mA, 8mA	—
LVC MOS12, Open Drain	2mA, 6mA	—
PCI33	N/A	3.3
HSTL18 Class I, II	N/A	1.8
HSTL15 Class I	N/A	1.5
SSTL33 Class I, II	N/A	3.3
SSTL25 Class I, II	N/A	2.5
SSTL18 Class I, II	N/A	1.8
Differential Interfaces		
Differential SSTL33, Class I, II	N/A	3.3
Differential SSTL25, Class I, II	N/A	2.5
Differential SSTL18, Class I, II	N/A	1.8
Differential HSTL18, Class I, II	N/A	1.8
Differential HSTL15, Class I	N/A	1.5
LVDS ^{1,2}	N/A	2.5
MLVDS ¹	N/A	2.5
BLVDS ¹	N/A	2.5
LVPECL ¹	N/A	3.3
RSDS ¹	N/A	2.5

1. Emulated with external resistors. For more detail, please see TN1138, *LatticeXP2 High Speed I/O Interface*.

2. On the left and right edges, LVDS outputs are supported with a dedicated differential output driver on 50% of the I/Os. This solution does not require external resistors at the driver.

Hot Socketing

LatticeXP2 devices have been carefully designed to ensure predictable behavior during power-up and power-down. Power supplies can be sequenced in any order. During power-up and power-down sequences, the I/Os remain in tri-state until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of the system. These capabilities make the LatticeXP2 ideal for many multiple power supply and hot-swap applications.

IEEE 1149.1-Compliant Boundary Scan Testability


All LatticeXP2 devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant Test Access Port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port

consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port has its own supply voltage V_{CCJ} and can operate with LVCMOS3.3, 2.5, 1.8, 1.5 and 1.2 standards. For more information, please see TN1141, *LatticeXP2 sysCONFIG Usage Guide*.

flexiFLASH Device Configuration

The LatticeXP2 devices combine Flash and SRAM on a single chip to provide users with flexibility in device programming and configuration. Figure 2-33 provides an overview of the arrangement of Flash and SRAM configuration cells within the device. The remainder of this section provides an overview of these capabilities. See TN1141, *LatticeXP2 sysCONFIG Usage Guide*, for a more detailed description.

Figure 2-33. Overview of Flash and SRAM Configuration Cells Within LatticeXP2 Devices



At power-up, or on user command, data is transferred from the on-chip Flash memory to the SRAM configuration cells that control the operation of the device. This is done with massively parallel buses enabling the parts to operate within microseconds of the power supplies reaching valid levels; this capability is referred to as Instant-On.

The on-chip Flash enables a single-chip solution eliminating the need for external boot memory. This Flash can be programmed through either the JTAG or SPI ports of the device. The SRAM configuration space can also be infinitely reconfigured through the JTAG and SPI ports. The JTAG port is IEEE 1149.1 and IEEE 1532 compliant.

As described in the EBR section of the data sheet, the FlashBAK capability of the parts enables the contents of the EBR blocks to be written back into the Flash storage area without erasing or reprogramming other aspects of the device configuration. Serial TAG memory is also available to allow the storage of small amounts of data such as calibration coefficients and error codes.

For applications where security is important, the lack of an external bitstream provides a solution that is inherently more secure than SRAM only FPGAs. This is further enhanced by device locking. The device can be in one of three modes:


1. Unlocked
2. Key Locked – Presenting the key through the programming interface allows the device to be unlocked.
3. Permanently Locked – The device is permanently locked.

To further complement the security of the device a One Time Programmable (OTP) mode is available. Once the device is set in this mode it is not possible to erase or re-program the Flash portion of the device.

Serial TAG Memory

LatticeXP2 devices offer 0.6 to 3.3kbits of Flash memory in the form of Serial TAG memory. The TAG memory is an area of the on-chip Flash that can be used for non-volatile storage including electronic ID codes, version codes, date stamps, asset IDs and calibration settings. A block diagram of the TAG memory is shown in Figure 2-34. The TAG memory is accessed in the same way as external SPI Flash and it can be read or programmed either through JTAG or directly from FPGA logic. To read the TAG memory, a start address is specified and the entire TAG memory contents are read sequentially in a first-in-first-out manner. The TAG memory is independent of the Flash used for device configuration and given its use for general-purpose storage functions is always accessible regardless of the device security settings. For more information, see TN1137, *LatticeXP2 Memory Usage Guide*, and TN1141, *LatticeXP2 sysCONFIG Usage Guide*.

Figure 2-34. Serial TAG Memory Diagram



Live Update Technology

Many applications require field updates of the FPGA. LatticeXP2 devices provide three features that enable this configuration to be done in a secure and failsafe manner while minimizing impact on system operation.

1. **Decryption Support**
LatticeXP2 devices provide on-chip, non-volatile key storage to support decryption of a 128-bit AES encrypted bitstream, securing designs and deterring design piracy.
2. **TransFR (Transparent Field Reconfiguration)**
TransFR I/O (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. TransFR I/O allows I/O states to be frozen during device configuration. This allows the device to be field updated with a minimum of system disruption and downtime. For more information please see TN1143, *LatticeXP2 TransFR I/O*.
3. **Dual Boot Image Support**
Dual boot images are supported for applications requiring reliable remote updates of configuration data for the system FPGA. After the system is running with a basic configuration, a new boot image can be downloaded remotely and stored in a separate location in the configuration storage device. Any time after the update the LatticeXP2 can be re-booted from this new configuration file. If there is a problem such as corrupt data during download or incorrect version number with this new boot image, the LatticeXP2 device can revert back to the original backup configuration and try again. This all can be done without power cycling the system. For more information please see TN1144, *LatticeXP2 Dual Boot Usage Guide*.

For more information on device configuration, please see TN1141, *LatticeXP2 sysCONFIG Usage Guide*.

Soft Error Detect (SED) Support

LatticeXP2 devices have dedicated logic to perform Cyclic Redundancy Code (CRC) checks. During configuration, the configuration data bitstream can be checked with the CRC logic block. In addition, LatticeXP2 devices can be programmed for checking soft errors in SRAM. The SED operation can run in the background during user mode (normal operation). In the event a soft error occurs, the device can be programmed to either reload from a known good boot image (from internal Flash or external SPI memory) or generate an error signal.

For further information on SED support, please see TN1130, *LatticeXP2 Soft Error Detection (SED) Usage Guide*.

On-Chip Oscillator

Every LatticeXP2 device has an internal CMOS oscillator that is used to derive a Master Clock (CCLK) for configuration. The oscillator and CCLK run continuously and are available to user logic after configuration is complete. The available CCLK frequencies are listed in Table 2-14. When a different CCLK frequency is selected during the design process, the following sequence takes place:

1. Device powers up with the default CCLK frequency.
2. During configuration, users select a different CCLK frequency.
3. CCLK frequency changes to the selected frequency after clock configuration bits are received.

This internal CMOS oscillator is available to the user by routing it as an input clock to the clock tree. For further information on the use of this oscillator for configuration or user mode, please see TN1141, *LatticeXP2 sysCONFIG Usage Guide*.

Table 2-14. Selectable CCLKs and Oscillator Frequencies During Configuration and User Mode

CCLK/Oscillator (MHz)
2.5 ¹
3.1 ²
4.3
5.4
6.9
8.1
9.2
10
13
15
20
26
32
40
54
80 ³
163 ³

1. Software default oscillator frequency.
2. Software default CCLK frequency.
3. Frequency not valid for CCLK.

Absolute Maximum Ratings^{1, 2, 3}

- Supply Voltage V_{CC} -0.5 to 1.32V
- Supply Voltage V_{CCAUX} -0.5 to 3.75V
- Supply Voltage V_{CCJ} -0.5 to 3.75V
- Supply Voltage V_{CCPLL} ⁴ -0.5 to 3.75V
- Output Supply Voltage V_{CCIO} -0.5 to 3.75V
- Input or I/O Tristate Voltage Applied⁵ -0.5 to 3.75V
- Storage Temperature (Ambient) -65 to 150°C
- Junction Temperature Under Bias (T_j) +125°C

1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with the Lattice *Thermal Management* document is required.
3. All voltages referenced to GND.
4. V_{CCPLL} only available on PQFP and TQFP packages.
5. Overshoot and undershoot of -2V to ($V_{IHMAX} + 2$) volts is permitted for a duration of <20ns.

Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Units
V_{CC}	Core Supply Voltage	1.14	1.26	V
V_{CCAUX}	Auxiliary Supply Voltage	3.135	3.465	V
V_{CCPLL} ¹	PLL Supply Voltage	3.135	3.465	V
V_{CCIO} ^{2, 3}	I/O Driver Supply Voltage	1.14	3.465	V
V_{CCJ} ²	Supply Voltage for IEEE 1149.1 Test Access Port	1.14	3.465	V
t_{JCOM}	Junction Temperature, Commercial Operation	0	85	°C
t_{JIND}	Junction Temperature, Industrial Operation	-40	100	°C

1. V_{CCPLL} only available on PQFP and TQFP packages.
2. If V_{CCIO} or V_{CCJ} is set to 1.2V, they must be connected to the same power supply as V_{CC} . If V_{CCIO} or V_{CCJ} is set to 3.3V, they must be connected to the same power supply as V_{CCAUX} .
3. See recommended voltages by I/O standard in subsequent table.

On-Chip Flash Memory Specifications

Symbol	Parameter	Max.	Units
$N_{PROGCYC}$	Flash Programming Cycles		Cycles
$t_{RETENTION}$	Data Retention (10,000 Cycles)	20	Years

Hot Socketing Specifications^{1, 2, 3, 4, 5}

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
I_{DK}	Input or I/O Leakage Current	$0 \leq V_{IN} \leq V_{IH} (MAX.)$	—	—	+/-1	mA

1. Insensitive to sequence of V_{CC} , V_{CCAUX} and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} , V_{CCAUX} and V_{CCIO} .
2. $0 \leq V_{CC} \leq V_{CC} (MAX)$, $0 \leq V_{CCIO} \leq V_{CCIO} (MAX)$ or $0 \leq V_{CCAUX} \leq V_{CCAUX} (MAX)$.
3. I_{DK} is additive to I_{PU} , I_{PW} or I_{BH} .
4. LVCMOS and LVTTTL only.
5. Note this table represents DC conditions. For the first 20ns after hot insertion, current specification is 8mA.

© 2007 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

sysIO Recommended Operating Conditions**Over Recommended Operating Conditions**

Standard	V _{CCIO}			V _{REF} (V)		
	Min.	Typ.	Max.	Min.	Typ.	Max.
LVC MOS33 ²	3.135	3.3	3.465	—	—	—
LVC MOS25 ²	2.375	2.5	2.625	—	—	—
LVC MOS18	1.71	1.8	1.89	—	—	—
LVC MOS15	1.425	1.5	1.575	—	—	—
LVC MOS12 ²	1.14	1.2	1.26	—	—	—
LV TTL33 ²	3.135	3.3	3.465	—	—	—
PCI33	3.135	3.3	3.465	—	—	—
SSTL18_I ² , SSTL18_II ²	1.71	1.8	1.89	0.833	0.9	0.969
SSTL25_I ² , SSTL25_II ²	2.375	2.5	2.625	1.15	1.25	1.35
SSTL33_I ² , SSTL33_II ²	3.135	3.3	3.465	1.3	1.5	1.7
HSTL15_I ²	1.425	1.5	1.575	0.68	0.75	0.9
HSTL18_I ² , HSTL18_II ²	1.71	1.8	1.89	0.816	0.9	1.08
LVDS25 ²	2.375	2.5	2.625	—	—	—
MLVDS25 ¹	2.375	2.5	2.625	—	—	—
LVPECL33 ^{1,2}	3.135	3.3	3.465	—	—	—
BLVDS25 ^{1,2}	2.375	2.5	2.625	—	—	—
RSDS ^{1,2}	2.375	2.5	2.625	—	—	—
SSTL18D_I ² , SSTL18D_II ²	1.71	1.8	1.89	—	—	—
SSTL25D_I ² , SSTL25D_II ²	2.375	2.5	2.625	—	—	—
SSTL33D_I ² , SSTL33D_II ²	3.135	3.3	3.465	—	—	—
HSTL15D_I ²	1.425	1.5	1.575	—	—	—
HSTL18D_I ² , HSTL18D_II ²	1.71	1.8	1.89	—	—	—

1. Inputs on chip. Outputs are implemented with the addition of external resistors.

2. Input on this standard does not depend on the value of V_{CCIO}.

LatticeXP2 Internal Switching Characteristics¹

Over Recommended Operating Conditions

Parameter	Description	-7		-6		-5		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
PFU/PFF Logic Mode Timing								
t _{LUT4_PFU}	LUT4 delay (A to D inputs to F output)	—	0.218	—	0.239	—	0.260	ns
t _{LUT6_PFU}	LUT6 delay (A to D inputs to OFX output)	—	0.420	—	0.457	—	0.494	ns
t _{LSR_PFU}	Set/Reset to output of PFU (Asynchronous)	—	0.690	—	0.754	—	0.818	ns
t _{SUM_PFU}	Clock to Mux (M0,M1) Input Setup Time	0.147	—	0.147	—	0.148	—	ns
t _{HM_PFU}	Clock to Mux (M0,M1) Input Hold Time	-0.059	—	-0.056	—	-0.053	—	ns
t _{SUD_PFU}	Clock to D input setup time	0.070	—	0.082	—	0.093	—	ns
t _{HD_PFU}	Clock to D input hold time	0.002	—	0.003	—	0.003	—	ns
t _{CK2Q_PFU}	Clock to Q delay, (D-type Register Configuration)	—	0.328	—	0.356	—	0.383	ns
t _{RSTREC_PFU}	Asynchronous reset recovery time for PFU Logic	—	0.498	—	0.623	—	0.748	ns
t _{RST_PFU}	Asynchronous reset time for PFU Logic	—	0.690	—	0.754	—	0.818	ns
PFU Dual Port Memory Mode Timing								
t _{CORAM_PFU}	Clock to Output (F Port)	—	1.037	—	1.244	—	1.452	ns
t _{SUDATA_PFU}	Data Setup Time	-0.198	—	-0.236	—	-0.274	—	ns
t _{HDATA_PFU}	Data Hold Time	0.229	—	0.271	—	0.312	—	ns
t _{SUADDR_PFU}	Address Setup Time	-0.282	—	-0.327	—	-0.371	—	ns
t _{HADDR_PFU}	Address Hold Time	0.282	—	0.327	—	0.371	—	ns
t _{SUWREN_PFU}	Write/Read Enable Setup Time	-0.140	—	-0.167	—	-0.193	—	ns
t _{HWREN_PFU}	Write/Read Enable Hold Time	0.152	—	0.179	—	0.207	—	ns
PIO Input/Output Buffer Timing								
t _{IN_PIO}	Input Buffer Delay (LVCMOS25)	—	0.609	—	0.641	—	0.674	ns
t _{OUT_PIO}	Output Buffer Delay (LVCMOS25)	—	1.029	—	1.029	—	1.246	ns
IOLOGIC Input/Output Timing								
t _{SUI_PIO}	Input Register Setup Time (Data Before Clock)	0.596	—	0.645	—	0.694	—	ns
t _{HI_PIO}	Input Register Hold Time (Data after Clock)	-0.570	—	-0.614	—	-0.658	—	ns
t _{COO_PIO}	Output Register Clock to Output Delay	—	0.61	—	0.66	—	0.72	ns
t _{SUCE_PIO}	Input Register Clock Enable Setup Time	0.032	—	0.037	—	0.041	—	ns
t _{HCE_PIO}	Input Register Clock Enable Hold Time	-0.022	—	-0.025	—	-0.028	—	ns
t _{SULSR_PIO}	Set/Reset Setup Time	0.184	—	0.201	—	0.217	—	ns
t _{HLSR_PIO}	Set/Reset Hold Time	-0.080	—	-0.086	—	-0.093	—	ns
t _{RSTREC_PIO}	Asynchronous reset recovery time for IO Logic	—	0.228	—	0.247	—	0.266	ns

Flash Download Time (from On-Chip Flash to SRAM)

Over Recommended Operating Conditions

Symbol	Parameter		Min.	Typ.	Max.	Units
t _{REFRESH}	PROGRAMN Low-to-High. Transition to Done High.	XP2-5	—			ms
		XP2-8	—			ms
		XP2-17	—	1.65		ms
		XP2-30	—			ms
		XP2-40	—			ms
	PROGRAMN V _{CC} = V _{CC} Min.	XP2-5	—			ms
		XP2-8	—			ms
		XP2-17	—	1.65		ms
		XP2-30	—			ms
		XP2-40	—			ms

Flash Program Time

Over Recommended Operating Conditions

Device	Flash Density		Program Time		Units
			Typ.	Max.	
XP2-5	1.2M	TAG			Seconds
		Main Array			Seconds
XP2-8	2.0M	TAG			Seconds
		Main Array			Seconds
XP2-17	3.6M	TAG	0.02		Seconds
		Main Array	5.97		Seconds
XP2-30	6.0M	TAG			Seconds
		Main Array			Seconds
XP2-40	8.0M	TAG			Seconds
		Main Array			Seconds

Flash Erase Time

Over Recommended Operating Conditions

Device	Flash Density		Erase Time		Units
			Typ.	Max.	
XP2-5	1.2M	TAG			Seconds
		Main Array			Seconds
XP2-8	2.0M	TAG			Seconds
		Main Array			Seconds
XP2-17	3.6M	TAG	0.33		Seconds
		Main Array	4.20		Seconds
XP2-30	6.0M	TAG			Seconds
		Main Array			Seconds
XP2-40	8.0M	TAG			Seconds
		Main Array			Seconds

FlashBAK Program Time (from EBR to Flash)

Over Recommended Operating Conditions

Device	Flash Density	Program Time		Units
		Typ.	Max.	
XP2-5	1.2M			Seconds
XP2-8	2.0M			Seconds
XP2-17	3.6M	1.3		Seconds
XP2-30	6.0M			Seconds
XP2-40	8.0M			Seconds


JTAG Port Timing Specifications

Over Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Units
f_{MAX}	TCK Clock Frequency	—	25	MHz
t_{BTCP}	TCK [BSCAN] clock pulse width	40	—	ns
t_{BTCPH}	TCK [BSCAN] clock pulse width high	20	—	ns
t_{BTCPL}	TCK [BSCAN] clock pulse width low	20	—	ns
t_{BTS}	TCK [BSCAN] setup time	8	—	ns
t_{BTH}	TCK [BSCAN] hold time	10	—	ns
t_{BTRF}	TCK [BSCAN] rise/fall time	50	—	mV/ns
t_{BTCO}	TAP controller falling edge of clock to valid output	—	10	ns
$t_{BTCODIS}$	TAP controller falling edge of clock to valid disable	—	10	ns
t_{BTCOEN}	TAP controller falling edge of clock to valid enable	—	10	ns
t_{BTCRS}	BSCAN test capture register setup time	8	—	ns
t_{BTCRH}	BSCAN test capture register hold time	25	—	ns
t_{BUTCO}	BSCAN test update register, falling edge of clock to valid output	—	25	ns
$t_{BTUODIS}$	BSCAN test update register, falling edge of clock to valid disable	—	25	ns
$t_{BTUPOEN}$	BSCAN test update register, falling edge of clock to valid enable	—	25	ns


Timing v. A 0.06

Part Number Description



Ordering Information

Note: LatticeXP2 devices are dual marked. For example, the commercial speed grade LFXP2-17E-7256C is also marked with industrial grade -6I (LFXP2-17E-6256I). The commercial grade is one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade does not have industrial markings. The markings appear as follows:



Conventional Packaging**Commercial**

Part Number	Voltage	Grade	Package	Pins	Temp.	LUTs (k)
LFXP2-17E-5Q208C	1.2V	-5	PQFP	208	COM	17
LFXP2-17E-6Q208C	1.2V	-6	PQFP	208	COM	17
LFXP2-17E-7Q208C	1.2V	-7	PQFP	208	COM	17
LFXP2-17E-5FT256C	1.2V	-5	ftBGA	256	COM	17
LFXP2-17E-6FT256C	1.2V	-6	ftBGA	256	COM	17
LFXP2-17E-7FT256C	1.2V	-7	ftBGA	256	COM	17
LFXP2-17E-5F484C	1.2V	-5	fpBGA	484	COM	17
LFXP2-17E-6F484C	1.2V	-6	fpBGA	484	COM	17
LFXP2-17E-7F484C	1.2V	-7	fpBGA	484	COM	17

Industrial

Part Number	Voltage	Grade	Package	Pins	Temp.	LUTs (k)
LFXP2-17E-5Q208I	1.2V	-5	PQFP	208	COM	17
LFXP2-17E-6Q208I	1.2V	-6	PQFP	208	COM	17
LFXP2-17E-5FT256I	1.2V	-5	ftBGA	256	COM	17
LFXP2-17E-6FT256I	1.2V	-6	ftBGA	256	COM	17
LFXP2-17E-5F484I	1.2V	-5	fpBGA	484	COM	17
LFXP2-17E-6F484I	1.2V	-6	fpBGA	484	COM	17

Lead-Free Packaging**Commercial**

Part Number	Voltage	Grade	Package	Pins	Temp.	LUTs (k)
LFXP2-17E-5QN208C	1.2V	-5	Lead-Free PQFP	208	IND	17
LFXP2-17E-6QN208C	1.2V	-6	Lead-Free PQFP	208	IND	17
LFXP2-17E-7QN208C	1.2V	-7	Lead-Free PQFP	208	IND	17
LFXP2-17E-5FTN256C	1.2V	-5	Lead-Free ftBGA	256	IND	17
LFXP2-17E-6FTN256C	1.2V	-6	Lead-Free ftBGA	256	IND	17
LFXP2-17E-7FTN256C	1.2V	-7	Lead-Free ftBGA	256	IND	17
LFXP2-17E-5FN484C	1.2V	-5	Lead-Free fpBGA	484	IND	17
LFXP2-17E-6FN484C	1.2V	-6	Lead-Free fpBGA	484	IND	17
LFXP2-17E-7FN484C	1.2V	-7	Lead-Free fpBGA	484	IND	17

Industrial

Part Number	Voltage	Grade	Package	Pins	Temp.	LUTs (k)
LFXP2-17E-5QN208I	1.2V	-5	Lead-Free PQFP	208	IND	17
LFXP2-17E-6QN208I	1.2V	-6	Lead-Free PQFP	208	IND	17
LFXP2-17E-5FTN256I	1.2V	-5	Lead-Free ftBGA	256	IND	17
LFXP2-17E-6FTN256I	1.2V	-6	Lead-Free ftBGA	256	IND	17
LFXP2-17E-5FN484I	1.2V	-5	Lead-Free fpBGA	484	IND	17
LFXP2-17E-6FN484I	1.2V	-6	Lead-Free fpBGA	484	IND	17

May 2007

Section I. LatticeXP2 Family Data Sheet

Introduction

Features	1-1
Introduction	1-2

Architecture

Architecture Overview	2-1
PFU Blocks	2-2
Slice	2-3
Modes of Operation.....	2-5
Routing.....	2-6
sysCLOCK Phase Locked Loops (PLL).....	2-6
Clock Dividers	2-7
Clock Distribution Network.....	2-8
Primary Clock Sources.....	2-8
Secondary Clock/Control Sources	2-10
Edge Clock Sources.....	2-11
Primary Clock Routing	2-12
Dynamic Clock Select (DCS)	2-12
Secondary Clock/Control Routing.....	2-12
Slice Clock Selection.....	2-14
Edge Clock Routing	2-14
sysMEM Memory	2-15
sysMEM Memory Block.....	2-15
Bus Size Matching	2-16
FlashBAK EBR Content Storage.....	2-16
Memory Cascading	2-16
Single, Dual and Pseudo-Dual Port Modes.....	2-16
Memory Core Reset.....	2-17
EBR Asynchronous Reset.....	2-17
sysDSP™ Block.....	2-18
sysDSP Block Approach Compare to General DSP	2-18
sysDSP Block Capabilities	2-18
MULT sysDSP Element	2-19
MAC sysDSP Element	2-21
MULTADDSUB sysDSP Element	2-22
MULTADDSUBSUM sysDSP Element	2-23
Clock, Clock Enable and Reset Resources	2-23
Signed and Unsigned with Different Widths.....	2-24
OVERFLOW Flag from MAC	2-24
IPexpress™.....	2-25
Optimized DSP Functions.....	2-25
Resources Available in the LatticeXP2 Family.....	2-25
LatticeXP2 DSP Performance.....	2-25
Programmable I/O Cells (PIC)	2-26
PIO.....	2-27
Input Register Block.....	2-27
Output Register Block	2-28
Tristate Register Block.....	2-30

Control Logic Block	2-30
DDR Memory Support	2-30
DLL Calibrated DQS Delay Block	2-32
Polarity Control Logic	2-33
DQSXFER	2-34
sysIO Buffer	2-34
sysIO Buffer Banks	2-34
Typical sysIO I/O Behavior During Power-up	2-35
Supported sysIO Standards	2-35
Hot Socketing	2-37
IEEE 1149.1-Compliant Boundary Scan Testability	2-37
flexiFLASH Device Configuration	2-38
Serial TAG Memory	2-39
Live Update Technology	2-39
Soft Error Detect (SED) Support	2-40
On-Chip Oscillator	2-40
Density Shifting	2-41
DC and Switching Characteristics	
Absolute Maximum Ratings	3-1
Recommended Operating Conditions	3-1
On-Chip Flash Memory Specifications	3-1
Hot Socketing Specifications	3-1
DC Electrical Characteristics	3-2
Supply Current (Standby)	3-3
Initialization Supply Current	3-4
Programming and Erase Flash Supply Current	3-5
sysIO Recommended Operating Conditions	3-6
sysIO Single-Ended DC Electrical Characteristics	3-7
sysIO Differential Electrical Characteristics	3-8
LVDS	3-8
Differential HSTL and SSTL	3-8
LVDS25E	3-8
BLVDS	3-10
LVPECL	3-11
RSDS	3-12
MLVDS	3-13
Typical Building Block Function Performance	3-14
Pin-to-Pin Performance (LVCMOS25 12mA Drive)	3-14
Register-to-Register Performance	3-14
Derating Timing Tables	3-15
LatticeXP2 External Switching Characteristics	3-16
LatticeXP2 Internal Switching Characteristics	3-20
Timing Diagrams	3-23
LatticeXP2 Family Timing Adders	3-25
sysCLOCK PLL Timing	3-28
LatticeXP2 sysCONFIG Port Timing Specifications	3-29
On-Chip Oscillator Characteristics	3-30
Flash Download Time (from On-Chip Flash to SRAM)	3-31
Flash Program Time	3-31
Flash Erase Time	3-31
FlashBAK Program Time (from EBR to Flash)	3-32
JTAG Port Timing Specifications	3-32
Switching Test Conditions	3-33

Pinout Information

Signal Descriptions	4-1
PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin	4-3
Pin Information Summary.....	4-4
Available Devices Resources per Packaged Device	4-5
PCI and DDR Capabilities of the Device-Package Combinations.....	4-5
Power Supply and No Connect Connections	4-5
XP2-17 Logic Signal Connections: 208 PQFP	4-6
XP2-17 Logic Signal Connections: 256 ftBGA	4-11
XP2-17 Logic Signal Connections: 484 fpBGA	4-19

Ordering Information

Part Number Description.....	5-1
Ordering Information	5-1
Conventional Packaging	5-2
Lead-Free Packaging.....	5-2

Supplemental Information

For Further Information	6-1
-------------------------------	-----

LatticeXP2 Family Data Sheet Revision History

Revision History	7-1
------------------------	-----

Section II. LatticeXP2 Family Technical Notes**LatticeXP2 sysIO Usage Guide**

Introduction	8-1
sysIO Buffer Overview	8-1
Supported sysIO Standards	8-1
sysIO Banking Scheme.....	8-3
SPI Flash Interface.....	8-3
JTAG Interface	8-3
V _{CCIO} (1.2V/1.5V/1.8V/2.5V/3.3V)	8-4
V _{CCAUX} (3.3V)	8-4
V _{CCJ} (1.2V/1.5V/1.8V/2.5V/3.3V).....	8-4
Input Reference Voltage (V _{REF1} , V _{REF2}).....	8-4
V _{REF1} for DDR Memory Interface	8-4
Mixed Voltage Support in a Bank.....	8-4
sysIO Standards Supported by Bank.....	8-5
LVC MOS Buffer Configurations	8-6
Bus Maintenance Circuit	8-6
Programmable Drive	8-6
Programmable Slew Rate	8-6
Open-Drain Control.....	8-6
Differential SSTL and HSTL support.....	8-6
PCI Support with Programmable PCICLAMP	8-7
Programmable Input Delay	8-7
Software sysIO Attributes.....	8-7
IO_TYPE	8-7
OPENDRAIN.....	8-8
DRIVE	8-8
PULLMODE	8-9
PCICLAMP.....	8-9
SLEWRATE	8-9
FIXEDEDELAY	8-10
INBUF	8-10
DIN/DOUT.....	8-10
LOC.....	8-10
Design Considerations and Usage.....	8-10

Banking Rules	8-10
Differential I/O Rules	8-10
Differential I/O Implementation	8-11
LVDS	8-11
BLVDS	8-11
RSDS	8-11
LVPECL	8-11
Differential SSTL and HSTL	8-11
MLVDS	8-11
Technical Support Assistance	8-11
Revision History	8-11
Appendix A. HDL Attributes for Synplicity® and Precision® RTL Synthesis	8-12
VHDL Synplicity/Precision RTL Synthesis	8-12
Verilog Synplicity	8-14
Verilog Precision	8-15
Appendix B. sysIO Attributes Using the Design Planner User Interface	8-16
Appendix C. sysIO Attributes Using Preference File (ASCII File)	8-17
IOBUF	8-17
LOCATE	8-17
USE DIN CELL	8-18
USE DOUT CELL	8-18
GROUP VREF	8-18
LatticeXP2 sysCLOCK PLL Design and Usage Guide	
Introduction	9-1
Clock/Control Distribution Network	9-1
LatticeXP2 Top Level View	9-1
Primary Clocks	9-2
Secondary Clocks	9-2
Edge Clocks	9-2
Primary Clock Note	9-3
Specifying Clocks in the Design Tools	9-3
Primary-Pure and Primary-DCS	9-3
Global Primary Clock and Quadrant Primary Clock	9-3
Global Primary Clock	9-3
Quadrant Primary Clock	9-4
sysCLOCK™ PLL	9-4
Functional Description	9-5
PLL Divider and Delay Blocks	9-5
PLL Inputs and Outputs	9-5
CLKI Input	9-5
RST Input	9-5
RSTK Input	9-6
CLKFB Input	9-6
CLKOP Output	9-6
CLKOS Output with Phase and Duty Cycle Select	9-6
CLKOK Output with Lower Frequency	9-6
CLKOK2 Output	9-6
LOCK Output	9-6
Dynamic Phase and Dynamic Duty Cycle Adjustment	9-6
WRDEL (Write Delay)	9-7
PLL Attributes	9-7
FIN	9-7
CLKI_DIV, CLKFB_DIV, CLKOP_DIV, CLKOK_DIV	9-7
FREQUENCY_PIN_CLKI, FREQUENCY_PIN_CLKOP, FREQUENCY_PIN_CLKOK	9-7

CLKOP Frequency Tolerance	9-7
LatticeXP2 PLL Primitive Definition.....	9-8
EPLLD Design Migration from LatticeECP2 to LatticeXP2	9-8
Dynamic Phase/Duty Mode.....	9-8
Dynamic Phase Adjustment/Duty Cycle Select.....	9-9
PLL Usage in IPexpress™	9-10
Configuration Tab.....	9-11
PLL Modes of Operation	9-13
PLL Clock Injection Removal	9-13
PLL Clock Phase Adjustment.....	9-14
IPexpress Output	9-14
Use of the Pre-Map Preference Editor	9-15
Clock Dividers (CLKDIV).....	9-15
CLKDIV Primitive Definition	9-15
CLKDIV Declaration in VHDL Source Code.....	9-16
CLKDIV Usage with Verilog - Example	9-17
CLKDIV Example Circuits	9-17
Reset Behavior.....	9-18
Release Behavior.....	9-18
CLKDIV Inputs-to-Outputs Delay Matching.....	9-19
DCS (Dynamic Clock Select)	9-19
DCS Primitive Definition.....	9-19
DCS Timing Diagrams	9-20
DCS Usage with VHDL - Example	9-21
DCS Usage with Verilog - Example	9-22
Oscillator (OSCE).....	9-22
OSC Primitive Symbol (OSCE).....	9-22
OSC Usage with VHDL - Example.....	9-23
OSC Usage with Verilog - Example	9-23
Setting Clock Preferences.....	9-23
Power Supplies	9-23
Technical Support Assistance	9-23
Revision History	9-23
Appendix A. Primary Clock Sources and Distribution	9-24
Appendix B. PLL, CLKIDV and ECLK Locations and Connectivity	9-25
Appendix C. Clock Preferences	9-26
ASIC.....	9-26
FREQUENCY.....	9-26
MAXSKEW.....	9-26
MULTICYCLE	9-26
PERIOD	9-26
PROHIBIT	9-26
USE PRIMARY	9-26
USE SECONDARY	9-26
USE EDGE.....	9-27
CLOCK_TO_OUT	9-27
INPUT_SETUP	9-27
PLL_PHASE_BACK.....	9-27
LatticeXP2 Memory Usage Guide	
Introduction	10-1
Memories in LatticeXP2 Devices	10-1
Utilizing IPexpress.....	10-2
IPexpress Flow.....	10-3
Memory Modules.....	10-6

Single Port RAM (RAM_DQ) – EBR Based	10-6
True Dual Port RAM (RAM_DP_TRUE) – EBR Based	10-11
Pseudo Dual Port RAM (RAM_DP) – EBR Based	10-19
Read Only Memory (ROM) - EBR Based	10-22
First In First Out (FIFO, FIFO_DC) – EBR Based	10-24
Distributed Single Port RAM (Distributed_SPRAM) – PFU Based	10-28
Distributed Dual Port RAM (Distributed_DPRAM) – PFU Based	10-30
Distributed ROM (Distributed_ROM) – PFU Based	10-32
User TAG Memory	10-34
Serial Data Input (SI)	10-34
Serial Data Output (SO)	10-34
Serial Clock (CLK)	10-34
Chip Select (CS)	10-34
Initializing Memory	10-35
Initialization File Format	10-35
Binary File	10-35
Hex File	10-36
Addressed Hex	10-36
User TAG Memory	10-36
Technical Support Assistance	10-37
Revision History	10-37
Appendix A. Attribute Definitions	10-38
DATA_WIDTH	10-38
REGMODE	10-38
RESETMODE	10-38
CSDECODE	10-38
WRITEMODE	10-38
GSR	10-38
LatticeXP2 High-Speed I/O Interface	
Introduction	11-1
DDR and DDR2 SDRAM Interfaces Overview	11-1
Implementing DDR Memory Interfaces with LatticeXP2 Devices	11-3
DQS Grouping	11-3
DDR Software Primitives	11-4
Memory Read Implementation	11-14
DLL Compensated DQS Delay Elements	11-14
DQS Transition Detect or Automatic Clock Polarity Select	11-14
Data Valid Module	11-15
DDR I/O Register Implementation	11-15
Memory Read Implementation in Software	11-15
Read Timing Waveforms	11-16
Memory Write Implementation	11-19
Generic High Speed DDR Implementation	11-22
Generic DDR Software Primitives	11-23
Design Rules/Guidelines	11-34
DDR Usage In IPexpress	11-34
DDR Generic	11-35
Configuration Tab	11-36
DDR_MEM	11-36
Configuration Tab	11-37
FCRAM (“Fast Cycle Random Access Memory”) Interface	11-39
Board Design Guidelines	11-39
References	11-39
Technical Support Assistance	11-40

Revision History	11-40
Power Estimation and Management for LatticeXP2 Devices	
Introduction	12-1
Power Supply Sequencing and Hot Socketing.....	12-1
Recommended Power-up Sequence	12-1
Power Calculator Hardware Assumptions.....	12-1
Power Calculation Equations	12-1
Power Calculations	12-2
Using the Power Calculator.....	12-3
Starting the Power Calculator	12-3
Creating a Power Calculator Project.....	12-4
Power Calculator Main Window	12-5
Power Calculator Wizard.....	12-7
Creating a New Project Without the NCD File	12-10
Creating a New Project with the NCD File	12-10
Opening an Existing Project.....	12-12
Importing a Simulation File (VCD).....	12-12
Importing a Trace Report File (TWR).....	12-13
Activity Factor and Toggle Rate	12-13
Ambient and Junction Temperatures and Airflow	12-14
Managing Power Consumption	12-14
Power Calculator Assumptions	12-15
Technical Support Assistance	12-15
Revision History	12-15
LatticeXP2 sysDSP Usage Guide	
Introduction	13-1
sysDSP Block Hardware	13-1
sysDSP Block Software	13-2
Overview	13-2
Targeting sysDSP Block Using IPexpress	13-2
Targeting the sysDSP Block by Inference.....	13-9
sysDSP Blocks in the Report File	13-11
MAP Report File.....	13-11
Post PAR Report File.....	13-12
Targeting the sysDSP Block Using Simulink.....	13-13
Simulink Overview.....	13-13
Targeting the sysDSP Block by Instantiating Primitives.....	13-14
sysDSP Block Control Signal and Data Signal Descriptions.....	13-14
Technical Support Assistance	13-14
Revision History	13-15
Appendix A. DSP Block Primitives	13-16
MULT18X18B.....	13-16
MULT18X18ADDSUBB.....	13-16
MULT18X18ADDSUBSUMB.....	13-17
MULT18X18MACB.....	13-19
MULT36X36B.....	13-20
MULT9X9B.....	13-21
MULT9X9ADDSUBB.....	13-21
MULT9X9ADDSUBSUMB.....	13-22
LatticeXP2 sysCONFIG Usage Guide	
Introduction	14-1
Programming Overview.....	14-1
Configuration Pins.....	14-2
sysCONFIG Pins.....	14-3

Programming Sequence	14-6
SRAM.....	14-6
Flash Direct.....	14-7
Flash Background	14-8
ispJTAG Pins	14-8
TDO.....	14-8
TDI	14-8
TMS.....	14-8
TCK.....	14-8
VCCJ.....	14-8
Configuration and JTAG Voltage Levels.....	14-8
Configuration Modes and Options.....	14-9
Configuration Options	14-9
Slave SPI Mode	14-9
Master SPI Mode	14-10
Self Download Mode.....	14-10
ispJTAG Mode	14-10
Wake Up Options.....	14-10
Wake Up Sequence	14-11
Software Selectable Options.....	14-12
Persistent	14-12
Configuration Mode.....	14-13
DONE Open Drain	14-13
DONE External.....	14-13
Master Clock Selection	14-13
Security	14-14
Wake Up Sequence	14-14
Wake On Lock Selection.....	14-14
Power Save.....	14-14
One Time Programmable Fuse.....	14-14
User GOE.....	14-14
Tag Memory	14-15
Slave SPI Mode Operation.....	14-16
User Flash.....	14-16
Technical Support Assistance.....	14-17
Revision History	14-17
LatticeXP2 Configuration Encryption and Security Usage Guide	
Introduction	15-1
Encryption/Decryption Flow	15-1
Encrypting the JEDEC File.....	15-1
ispLEVER Flow	15-2
ispVM Flow.....	15-2
Programming the Key into the Device.....	15-4
Security Bit for the Configuration and User Flash (CONFIG_SECURE).....	15-6
Advanced Security Settings	15-6
One-Time Programmable (OTP) or Permanent Lock	15-6
Flash Protect	15-7
Changing Flash Protect.....	15-7
Encryption	15-8
Usercode in Encrypted Files	15-8
Decryption Flow	15-8
Verifying a Configuration.....	15-9
References.....	15-9
Technical Support Assistance.....	15-9

Revision History	15-9
LatticeXP2 Soft Error Detection (SED) Usage Guide	
Introduction	16-1
SED Overview	16-1
Basic SED and One-shot SED Modes	16-2
Basic SED	16-2
One-Shot SED	16-2
Hardware Description	16-2
Signal Descriptions	16-2
SEDCLKIN	16-3
OSC_DIV	16-3
SEENABLE	16-3
SEDCLKOUT	16-3
SEDSTART	16-3
SEDFRCERR	16-3
SEDINPROG	16-4
SEDDONE	16-4
SEDERR	16-4
SED Flow	16-4
SED Run Time	16-5
Sample Code	16-6
Basic SED VHDL Example	16-6
One Shot SED in VHDL	16-7
Basic SED Verilog Example	16-8
One-Shot SED in Verilog	16-9
Technical Support Assistance	16-9
Revision History	16-9
LatticeXP2 Dual Boot Usage Guide	
Introduction	17-1
Dual Boot Mode	17-1
Dual Boot Flash Programming	17-2
Procedure	17-2
Technical Support Assistance	17-6
Revision History	17-6
Section III. LatticeXP2 Family Handbook Revision History	
Revision History	18-1

LatticeXP2 FPGA Application Notes

Access individual documents by clicking on the document title, or select multiple documents by using the checkboxes and clicking the "Download Selected Files as ZIP Archive" button.


-
- [TN1033 - High-Speed PCB Design Considerations \(v6\) \(431K .pdf\)](#)
 - [TN1040 - LatticeXP2 sysDSP Usage Guide Technical Note \(1187K .pdf\)](#)
 - [TN1074 - PCB Layout Recommendations for BGA Packages \(104K .pdf\)](#)
 - [TN1076 - Solder Reflow Guide for Surface Mount Devices \(42K .pdf\)](#)
 - [TN1087 - Minimizing System Interruption During Configuration Using TransFR Technology Technical Note \(721K .pdf\)](#)
 - [TN1126 - LatticeXP2 sysCLOCK PLL Design and Usage Guide \(672K .pdf\)](#)
 - [TN1130 - LatticeXP2 Soft Error Detection \(SED\) Usage Guide Technical Note \(187K .pdf\)](#)
 - [TN1136 - LatticeXP2 sysIO Usage Guide \(295K .pdf\)](#)
 - [TN1137 - LatticeXP2 Memory Usage Guide Technical Note \(1234K .pdf\)](#)
 - [TN1138 - LatticeXP2 High-Speed I/O Interface Technical Note \(1582K .pdf\)](#)
 - [TN1139 - Power Estimation and Management for LatticeXP2 Devices Technical Note \(1180K .pdf\)](#)
 - [TN1141 - LatticeXP2 sysCONFIG Usage Guide Technical Note \(156K .pdf\)](#)
 - [TN1142 - LatticeXP2 Configuration Encryption and Security Usage Guide Technical Note \(460K .pdf\)](#)
 - [TN1144 - LatticeXP2 Dual Boot Usage Guide Technical Note \(383K .pdf\)](#)
 - [Thermal Management \(66K .pdf\)](#)







[Download Selected Files as ZIP Archive](#)

LatticeXP2 FPGA BSDL Models

To access individual documents listed below, click on the document title.

Icon Key:

 Restricted access (account [Sign-in](#) required)

-   [\[BSDL\] LFXP217E 208 PQFP Ver 1.0 \(50K .bsm\)](#)
-   [\[BSDL\] LFXP217E 256 FPBGA Ver 1.0 \(54K .bsm\)](#)
-   [\[BSDL\] LFXP217E 484 FPBGA Ver 1.0 \(70K .bsm\)](#)

-
- [Contact Details](#)
-
- [Customer Service Area](#)
-
- [JTAG Partnerships](#)
-
- Device Support**
- [PLDs](#)
- [Flash](#)
- [Special Programmable Devices](#)
- [Mixed Signal Devices](#)
- [System Level](#)
- [Embedded Test](#)
- [BSDL Models](#)
-
- EDA Support**
-

BSDL Models

BSDL Models - Company Links

BSDL (Boundary-Scan Description Language) files are necessary for the application of boundary-scan for board and system level testing and in-system programming. BSDL files are the electronic data sheets that describe the IEEE 1149.1 or JTAG design within an IC, and are provided by the IC vendors as a part of their device specification.

Actel	Music
Altera	National Semiconductor
AMD	PMC Sierra
Analog Devices	QuickLogic
Dallas / Maxim	Silicon Laboratories
Freescale Semiconductor	Texas Instruments
IDT	Tundra
Intel	Xilinx
Lattice	Zarlink

It is impossible to list all the BSDL files we have worked with. For customers with a valid maintenance contract we would be pleased to share our experience. We have experience with several other companies, such as: Conexant, Broadbus, AMCC, Hitachi, IBM, Mitel, SEMTech, Sony, TI DSPs, and so on. Please contact our [support group](#) to help you find a solution, or if you have remarks on companies not listed or not correctly listed here.