




Using The Boundary-Scan Path




What The Tester Sees




Basic Boundary-Scan Cell (BC 1)




1149.1 Chip Architecture




Mandatory Instructions and Reset Modes




Target Register Modes







Instruction Register



Extest Instruction




Bypass Instruction




- □Bypass register selected
- □Used to allow quick passage through this device to another device connected in the chain


Sample and Preload Instruction



TAP Controller



TAP Controller State Diagram



Faults on a 4-Net Interconnect

