www.ti.com


SN74LVC2G74 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET


SCES203M-APRIL 1999-REVISED FEBRUARY 2007

FEATURES

- Available in the Texas Instruments
 NanoFree™ Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 5.9 ns at 3.3 V
- Low Power Consumption, 10-μA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C

- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)







Seemechanicaldrawingsfordimensions.

DESCRIPTION/ORDERING INFORMATION

This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V V_{CC} operation.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

A low level at the preset (\overline{PRE}) or clear (\overline{CLR}) input sets or resets the outputs, regardless of the levels of the other inputs. When \overline{PRE} and \overline{CLR} are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

| T _A | PACKAGE ⁽¹⁾ | | ORDERABLE PART NUMBER | TOP-SIDE MARKING(2) |
|----------------|--|--------------|-----------------------|---------------------|
| | NanoFree™ - WCSP (DSBGA) 0.23-mm Large Bump - YZP (Pb-free) | Reel of 3000 | SN74LVC2G74YZPR | CP_ |
| | SSOP - DCT | Reel of 3000 | SN74LVC2G74DCTR | C74 |
| | Vecop peu | Reel of 3000 | SN74LVC2G74DCUR | 074 |
| | VSSOP – DCU | Reel of 250 | SN74LVC2G74DCUT | C74_ |

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

⁽²⁾ DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site. DCU: The actual top-side marking has one additional character that designates the assembly/test site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.




FUNCTION TABLE

| | INP | OUTI | PUTS | | |
|-----|-----|------------|------|------------------|------------------|
| PRE | CLR | CLK | D | Q | Q |
| L | Н | Х | X | Н | L |
| Н | L | X | X | L | Н |
| L | L | X | X | H ⁽¹⁾ | H ⁽¹⁾ |
| Н | Н | \uparrow | Н | Н | L |
| Н | Н | \uparrow | L | L | Н |
| Н | Н | L | X | Q_0 | \overline{Q}_0 |

(1) This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

LOGIC DIAGRAM (POSITIVE LOGIC)





SN74LVC2G74 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCES203M-APRIL 1999-REVISED FEBRUARY 2007

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|---|--|------|-----|------|
| V_{CC} | Supply voltage range | | -0.5 | 6.5 | V |
| VI | Input voltage range ⁽²⁾ | -0.5 | 6.5 | V | |
| Vo | Voltage range applied to any output in the high | -impedance or power-off state ⁽²⁾ | -0.5 | 6.5 | V |
| Vo | Voltage range applied to any output in the high or low state (2)(3) | | | | V |
| I _{IK} | Input clamp current | V _I < 0 | | -50 | mA |
| I _{OK} | Output clamp current | | -50 | mA | |
| Io | Continuous output current | | | | mA |
| | Continuous current through V _{CC} or GND | | | | mA |
| | | DCT package | | 220 | |
| θ_{JA} | Package thermal impedance (4) | DCU package | | 227 | °C/W |
| | | YZP package | | 102 | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. The value of V_{CC} is provided in the recommended operating conditions table.

The package thermal impedance is calculated in accordance with JESD 51-7.

SN74LVC2G74 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET





Recommended Operating Conditions(1)

| | | | MIN | MAX | UNIT |
|---------------------|------------------------------------|--|----------------------|-----------------------------|------|
| ., | Owner have the re- | Operating | 1.65 | 5.5 | |
| V_{CC} | Supply voltage | Data retention only | 1.5 | | V |
| | | V _{CC} = 1.65 V to 1.95 V | $0.65 \times V_{CC}$ | | |
| V | High-level input voltage | V _{CC} = 2.3 V to 2.7 V | 1.7 | | V |
| V_{IH} | | V _{CC} = 3 V to 3.6 V | 2 | | V |
| | | V _{CC} = 4.5 V to 5.5 V | $0.7 \times V_{CC}$ | | |
| | | V _{CC} = 1.65 V to 1.95 V | | $0.35 \times V_{\text{CC}}$ | |
| V_{IL} | Low-level input voltage | V _{CC} = 2.3 V to 2.7 V | | 0.7 | V |
| | | $V_{CC} = 3 V \text{ to } 3.6 V$ | | 0.8 | V |
| | | V _{CC} = 4.5 V to 5.5 V | | $0.3\times V_{\text{CC}}$ | |
| V _I | Input voltage | | 0 | 5.5 | V |
| V _O | Output voltage | voltage | | | |
| | | V _{CC} = 1.65 V | | -4 | |
| | High-level output current | V _{CC} = 2.3 V | | -8 | |
| I_{OH} | | V _{CC} = 3 V | | -16 | mA |
| | | V _{CC} = 3 V | | -24 | |
| | | V _{CC} = 4.5 V | | -32 | |
| | | V _{CC} = 1.65 V | | 4 | |
| | | V _{CC} = 2.3 V | | 8 | |
| I_{OL} | Low-level output current | V - 2 V | | 16 | mA |
| | | V _{CC} = 3 V | | 24 | |
| | | V _{CC} = 4.5 V | | 32 | |
| | | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$ | | 20 | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | 10 | ns/V |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | 5 | |
| T_A | Operating free-air temperature | | -40 | 85 | °C |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN74LVC2G74 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCES203M-APRIL 1999-REVISED FEBRUARY 2007

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| P | ARAMETER TEST CONDITIONS | | V _{cc} | MIN TYP(1) MAX | UNIT |
|------------------|--------------------------|--|-----------------|-----------------------|------|
| | | $I_{OH} = -100 \mu A$ | 1.65 V to 5.5 V | V _{CC} - 0.1 | |
| | | $I_{OH} = -4 \text{ mA}$ | 1.65 V | 1.2 | |
| ., | | $I_{OH} = -8 \text{ mA}$ | 2.3 V | 1.9 | ٧ |
| V _{OH} | | I _{OH} = -16 mA | 0.1/ | 2.4 | V |
| | | I _{OH} = -24 mA | 3 V | 2.3 | |
| | | I _{OH} = -32 mA | 4.5 V | 3.8 | |
| | | I _{OL} = 100 μA | 1.65 V to 5.5 V | 0.1 | |
| | | I _{OL} = 4 mA | 1.65 V | 0.45 | |
| V | | I _{OL} = 8 mA | 2.3 V | 0.3 | V |
| V _{OL} | | I _{OL} = 16 mA | 3 V | 0.4 | ٧ |
| | | I _{OL} = 24 mA | 3 V | 0.55 | |
| | | I _{OL} = 32 mA | 4.5 V | 0.55 | |
| I | Data or control inputs | V _I = 5.5 V or GND | 0 to 5.5 V | ±5 | μΑ |
| I _{off} | | V_I or $V_O = 5.5 \text{ V}$ | 0 | ±10 | μΑ |
| I_{CC} | <u> </u> | $V_1 = 5.5 \text{ V or GND}, \qquad I_0 = 0$ | 1.65 V to 5.5 V | 10 | μΑ |
| ΔI_{CC} | <u> </u> | One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND | 3 V to 5.5 V | 500 | μΑ |
| Ci | | $V_I = V_{CC}$ or GND | 3.3 V | 5 | pF |

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT |
|------------------------|---|---------------------|-------------------------------------|-----|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{clock} | | | 80 | | 175 | | 175 | | 200 | MHz | |
| t _w Pulse d | Dulas duration | CLK | 6.2 | | 2.7 | | 2.7 | | 2 | | |
| | Pulse duration | PRE or CLR low | 6.2 | | 2.7 | | 2.7 | | 2 | | ns |
| | t _{su} Setup time, before CLK↑ | Data | 2.9 | | 1.7 | | 1.3 | | 1.1 | | |
| t _{su} | | PRE or CLR inactive | 1.9 | | 1.4 | | 1.2 | | 1 | | ns |
| t _h | Hold time, data after CLK↑ | | 0 | | 0.3 | | 1.2 | | 0.5 | | ns |

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | TO (OUTPUT) | V _{CC} = 1.8 V V _{CC} = 2.5 V ± 0.15 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT | | |
|------------------|------------|-------------|--|------|------------------------------------|-----|----------------------------------|-----|------|-----|-----|
| | (INPUT) | (OUTPUT) | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | 80 | | 175 | | 175 | | 200 | | MHz |
| | CLK | Q | 4.8 | 13.4 | 2.2 | 7.1 | 2.2 | 5.9 | 1.4 | 4.1 | |
| t _{pd} | CLK | Q | 6 | 14.4 | 3 | 7.7 | 2.6 | 6.2 | 1.6 | 4.4 | ns |
| | PRE or CLR | Q or Q | 4.4 | 12.9 | 2.3 | 7 | 1.7 | 5.9 | 1.6 | 4.1 | |