Notes on x86-64 programming  
Andrew Tolmach, April 2021

This document gives a brief summary of the x86-64 architecture and instruction set. It concentrates on features likely to be useful to compiler writing. It makes no aims at completeness; current versions of this architecture contain over 1000 distinct instructions! Fortunately, relatively few of these are needed in practice.

For a fuller treatment of the material in this document, see Bryant and O’Hallaron, *Computer Systems: A Programmer’s Perspective*, Prentice Hall, 2nd ed., Chapter 3. (Alternatively, use the first edition, which covers ordinary 32-bit x86 programming, and augment it with the on-line draft update for the second edition covering x86-64 topics, available at http://www.cs.cmu.edu/~fp/courses/15213-s07/misc/asm64-handout.pdf. Note that there are a few errors in the on-line draft.)

In this document, we adopt “AT&T” style assembler syntax and opcode names, as used by the GNU assembler.

x86-64

Most x86 processors manufactured by Intel and AMD for the past ten years support a 64-bit mode that changes the register set and instruction set of the machine. When we choose to program using the “x86-64” model, it means both using this mode and adopting a particular Application Binary Interface (ABI) that dictates things like function calling conventions.

For those familiar with 32-bit x86 programming, the main differences are these:

- Addresses are 64 bits.
- There is direct hardware support for arithmetic and logical operations on 64-bit integers.
- There are 16 64-bit general purpose registers (instead of 8 32-bit ones).
- We use a different calling convention that makes heavy use of registers to pass arguments (rather than passing them on the stack in memory).
- For floating point, we use the %xmm register set provided by the SSE extensions, rather than the old x87 floating instructions.

Data Types

The x86-64 registers, memory and operations use the following data types (among others):

<table>
<thead>
<tr>
<th>data type</th>
<th>suffix</th>
<th>size (bytes)</th>
</tr>
</thead>
<tbody>
<tr>
<td>byte</td>
<td>b</td>
<td>1</td>
</tr>
<tr>
<td>word</td>
<td>w</td>
<td>2</td>
</tr>
<tr>
<td>double (or long) word</td>
<td>l</td>
<td>4</td>
</tr>
<tr>
<td>quad word</td>
<td>q</td>
<td>8</td>
</tr>
<tr>
<td>single precision float</td>
<td>s</td>
<td>4</td>
</tr>
<tr>
<td>double precision float</td>
<td>d</td>
<td>8</td>
</tr>
</tbody>
</table>

The “suffix” column above shows the letter used by the GNU assembler to specify appropriately-sized variants of instructions.

The machine is byte-addressed. It is a “little endian” machine, i.e., the least significant byte in a word has the lowest address. Data should be aligned in memory; that is, an $n$-byte item should start at an address divisible by $n$.

Addresses are 64 bits. In practice, no current hardware implements a 16 exabyte address space; the current norm is 48 bits (256 terabytes).
Registers and Stack

There are 16 64-bit “general-purpose” registers; the low-order 32, 16, and 8 bits of each register can be accessed independently under other names, as shown in Figure 1.

In principle, almost any register can be used to hold operands for almost any logical and arithmetic operation, but some have special or restricted uses.

By convention, and because several instructions (e.g., push, pop, call) make implicit use of it, %rsp is reserved as the stack pointer. The stack grows down in memory; %rsp points to the lowest occupied stack location (not to the next one to use).

Register %rbp is sometimes used as a frame pointer, i.e., the base of the current stack frame. The enter and leave instructions make implicit reference to it. It is common to do without a frame pointer, however, allowing %rbp to be used for other purposes. This decision can be made on a per-function basis.

A few other instructions make implicit use of certain registers; for example, the integer multiply and divide instructions require the %rax and %rdx.

The instruction pointer register (%rip) points to the next instruction to execute; it cannot be directly accessed by the programmer, but is heavily used in assembly code as the base for position-independent code addressing.

For floating point, it is best to use the registers that are provided by the SSE extensions available in all recent processors. (SSE has nothing directly to do with 64 bit support, but the use of SSE is part of the X86-64 ABI. The older “x87” floating point instructions, which use an inconvenient register stack, are best avoided.) These registers are named %xmm0 through %xmm15 (not to be confused with the %mmx registers, which are something else entirely!) Each %xmm register can be used to hold either a single-precision (32 bit) or a double-precision (64 bit) floating value.

Figure 1: x86-64 registers (from Bryant ad O’Hallaron)
Addressing Modes

Operands can be immediate values, registers, or memory values.

Immediates are specified by a $ followed by an integer in standard C notation. In nearly all cases, immediates are limited to 32 bits.

For all but a few special instructions, memory addresses are specified as

$$\text{offset(base, index, scale)}$$

where base and index are registers, scale is a constant 1, 2, 4, or 8, and offset is a constant or symbolic label. The effective address corresponding to this specification is $(\text{base} + \text{index} \times \text{scale} + \text{offset})$. Any of the various fields may be omitted if not wanted; in effect, the omitted field contributes 0 to the effective address (except that scale defaults to 1). Most instructions (e.g., mov) permit at most one operand to be a memory value.

Instructions are byte-aligned, with a variable number of bytes. The size of an instruction depends mostly on the complexity of its addressing mode. The performance tradeoff between using shorter, simpler instructions and longer, more powerful ones is complex.

Offsets are limited to 32 bits. This means that only a 4GB window into the potential 64-bit address space can be accessed from a given base value. This is mainly an issue when accessing static global data. It is standard to access this data using PC-relative addressing (using %rip as the base). For example, we would write the address of a global value stored at location labeled a as a(%rip), meaning that the assembler and linker should cooperate to compute the offset of a from the ultimate location of the current instruction.

Data transfer instructions

In the instruction specifications that follow, s is an immediate, register, or memory address, d is a register or memory address, and r denotes a register.

Most transfers use the mov instruction, which works between two registers or between registers and memory (but not memory-to-memory).

- $\text{mov[b|w|l|q]} \ s, d$ move $s$ to $d$
- $\text{movs[bw|bl|bq|wl|wq|lq]} \ s, r$ move with sign extension
- $\text{movz[bw|bl|bq|wl|wq]} \ s, r$ move with zero extension
- $\text{movabsq} \ \text{imm}, r$ move absolute quad word ($\text{imm}$ is 64-bit)
- $\text{pushq} \ s$ push onto stack
- $\text{popq} \ d$ pop from stack

When writing a byte or word into the lower part of a register, mov (and the arithmetic operations) only affect the lower byte or word. This is seldom what you want; use the movs or movz instruction instead to fill the higher-order bits appropriately. Inconsistently, mov (and the arithmetic operations) operations that write a longword into the lower half of a register cause the upper half of the register to be set to zero.

Recall that immediates are normally restricted to 32 bits. To load a larger constant into a quad register, use movabsq, which takes a full 64-bit immediate as its source.

The pushq and popq combine a move with an adjustment to %rsp. Note that the stack should stay 8-byte aligned at all times.

There are also various specialized instructions, not shown here, that move multiple bytes directly from memory to memory. Depending on the processor implementation, these may be quite efficient, but they are typically not very useful to a compiler (as opposed to hand-written library code).
Integer Arithmetic and Logical Operations

lea[b|wl|q] m, r  
load effective address of m into r
inc[b|wl|q] d  
d = d + 1
dec[b|wl|q] d  
d = d − 1
neg[b|wl|q] d  
d = −d
not[b|wl|q] d  
d = ~d (bitwise complement)
add[b|wl|q] s, d  
d = d + s
sub[b|wl|q] s, d  
d = d − s
imul[w|l|q] s, d  
d = d * s (throws away high-order half of result; d must be a register)
xor[b|wl|q] s, d  
d = d ⊕ s (bitwise)
or[b|wl|q] s, d  
d = d | s (bitwise)
and[b|wl|q] s, d  
d = d & s (bitwise)
idivl d  
signed divide of %edx::%eax by d; quotient in %eax, remainder in %edx
divl d  
unsigned divide of %edx::%eax by d; quotient in %eax, remainder in %edx
cld  
sign extend %eax into %edx::%eax
idivq s  
signed divide of %rdx::%rax by s; quotient in %rax, remainder in %rdx
divq s  
unsigned divide %rdx::%rax by s; quotient in %rax, remainder in %rdx
cqto  
sign extend %rax into %rdx::%rax
sal[b|wl|q] imm, d  
d = d <<imm (left shift)
sar[b|wl|q] imm, d  
d = d >>imm (arithmetic right shift)
shr[b|wl|q] imm, d  
d = d >>imm (logical right shift)

The lea instruction loads the effective address of its source operand (rather than the datum at that address) into its destination register. It can also be used to perform arithmetic that has nothing to do with addressing.

A very common trick is to zero a register by xorring it with itself.

Recall that when an instruction targets the low-order byte or word of a register, the higher-order portion of the register is unchanged, but if it targets the low-order longword, the higher-order longword is zeroed. In practice, it is usually easiest to do all arithmetic on full quadwords, by sign or zero extending at loads and ignoring high-order parts at stores.

Multiplication of two n-byte values yields a potentially 2n-byte result. The imul instruction simply discards the high-order half of the result, so the result still fits in n bytes; this is the normal semantics for multiply in most programming languages. Note that signed and unsigned multiplication are equivalent in this case. (There is another version of imul that preserves the high-order information, but we won’t need it.) This form of imul requires the destination to be a register, not a memory address.

Division requires special arrangements: idiv (signed) and div (unsigned) operate on a 2n-byte dividend and an n-byte divisor to produce an n-byte quotient and n-byte remainder. The dividend always lives in a fixed pair of registers (%edx and %eax for the 32-bit case; %rdx and %rax for the 64-bit case); the divisor is specified as the source operand (indicated above as d because it must not be an immediate value) in the instruction. The quotient goes in %eax (resp. %rax); the remainder in %edx (resp. %rdx). For signed division, the cltd (resp. ctqo) instruction is used to prepare %edx (resp. %rdx) with the sign extension of %eax (resp. %rax). For example, if a, b, c are memory locations holding quad words, then we could set c = a/b using the sequence: movq a(%rip), %rax; ctqo; idivq b(%rip); movq %rax, c(%rip).
Condition Codes

Nearly all arithmetic instructions (notably excluding lea) set processor condition codes based on their result. The codes are:

ZF  result was Zero
CF  result caused Carry out of most significant bit
SF  result was negative (Sign bit was set)
OF  result caused (signed) Overflow

In practice, compilers usually set the condition codes using one of the following instructions, which do not change any registers:

\[
\begin{align*}
\text{cmp[b|w|l|q]} & \ s_2, d_1 \quad \text{set flags based on } d_1 - s_2 \\
\text{test[b|w|l|q]} & \ s_2, d_1 \quad \text{set flags based on } d_1 \& s_2 \quad \text{(logical and)}
\end{align*}
\]

Various combinations of condition codes correspond to interesting relationships between compared values. The following standard condition suffixes \(cc\) are defined:

<table>
<thead>
<tr>
<th>cc</th>
<th>condition tested</th>
<th>meaning after cmp</th>
</tr>
</thead>
<tbody>
<tr>
<td>e</td>
<td>ZF</td>
<td>equal to zero</td>
</tr>
<tr>
<td>ne</td>
<td>~ZF</td>
<td>not equal to zero</td>
</tr>
<tr>
<td>s</td>
<td>SF</td>
<td>negative</td>
</tr>
<tr>
<td>ns</td>
<td>~SF</td>
<td>non-negative</td>
</tr>
<tr>
<td>g</td>
<td>(SF xor OF) &amp; ZF</td>
<td>greater (signed &gt;)</td>
</tr>
<tr>
<td>ge</td>
<td>(SF xor OF)</td>
<td>greater or equal (signed &gt;=)</td>
</tr>
<tr>
<td>l</td>
<td>SF xor OF</td>
<td>less (signed &lt;)</td>
</tr>
<tr>
<td>le</td>
<td>(SF xor OF)</td>
<td>ZF less or equal (signed &lt;=)</td>
</tr>
<tr>
<td>a</td>
<td>~CF &amp; ~ZF</td>
<td>above (unsigned &gt;)</td>
</tr>
<tr>
<td>ae</td>
<td>~CF</td>
<td>above or equal (unsigned &gt;=)</td>
</tr>
<tr>
<td>b</td>
<td>CF</td>
<td>below (unsigned &lt;)</td>
</tr>
<tr>
<td>be</td>
<td>CF</td>
<td>ZF</td>
</tr>
</tbody>
</table>

These suffixes modify three different kinds of instructions:

- \(jcc l\) transfers control to label \(l\) if the specified \(cc\) holds.
- \(setcc d\) sets the single byte destination \(d\) to 1 or 0 according to whether the specified \(cc\) holds or not.
- \(cmovcc\) instructions perform moves only if the specified \(cc\) holds. (We won’t discuss these further.)

In AT&T syntax, the order of operands to comparisons is backwards from what you might expect. For example, the sequence \(\text{cmpq } \%\text{rax, \%rbx; jl foo}\) transfers control to \(foo\) if the value of \(\%\text{rbx}\) is less than that of \(\%\text{rax}\).

Control Transfers

The basic unconditional transfer is \(\text{jmp}\), which has a direct form (e.g., \(\text{jmp fred}\) transfers control to label \(fred\)) and an indirect form (e.g., \(\text{jmp } *\%\text{eax}\) transfers control to the address in \(\%\text{eax}\); any valid addressing mode can be used here).

Conditional transfers have the form \(jcc\), where are based on the condition codes given above; they exist only in direct form.

The \(\text{call}\) instruction acts like \(\text{jmp}\), except that it first pushes \(\%\text{rip}\) (the address of the instruction following the \(\text{call}\)) onto the stack, for later use by a \(\text{ret}\) instruction. \(\text{ret}\) pops the top of stack into \(\%\text{rip}\), thus resuming execution in the calling routine. The target of a \(\text{call}\) should be 16-byte aligned; this can be guaranteed by using the assembler pseudo-op \(\text{.p2align 4,0x90}\), which pads to a 16-byte boundary filling with no-op instructions.
Sometimes %rbp is used as a frame pointer (i.e. pointer to where the top of stack was at entry to the function). The leave instruction sets %rsp to %rbp and then pops the stack into %rbp, effectively popping the entire current stack frame. It is nominally intended to reverse the action of a previous enter instruction, but you probably won’t want to use enter, whose spec is complicated.

Floating Point Arithmetic

This section describes operations on the SSE3 scalar floating point registers. Here \( x \) means a register in the range %xmm0,...,%xmm15. Each register can contain either a 4-byte single precision or 8-byte double precision float. (In fact, the registers can contain 16-byte long doubles, but we’ll ignore these.) In this section, a source operand \( s \) is either a memory location or an \( x \) register; a destination operand \( d \) is always an \( x \) register.

\[
\begin{align*}
\text{movs}[s|d] \quad s, d & \quad \text{move [single|double]-precision } s \text{ to } d \\
\text{movs}[s|d] \quad x, m & \quad \text{move [single|double]-precision } x \text{ to } m \\
\text{cvtss2sd} \quad s, d & \quad \text{convert single } s \text{ to double precision } d \\
\text{cvtsd2ss} \quad s, d & \quad \text{convert double } s \text{ to single precision } d \\
\text{cvtsi2ss}[s|d] \quad [m | r], d & \quad \text{convert longword integer to [single|double] precision } d \\
\text{cvtsi2sd}[s|d] \quad [m | r], d & \quad \text{convert quadword integer to [single|double] precision } d \\
\text{cvtts}[s|d] \quad 2si \quad s, r & \quad \text{convert with truncation [single|double] precision } s \text{ to longword integer} \\
\text{cvtts}[s|d] \quad 2siq \quad s, r & \quad \text{convert with truncation [single|double] precision } s \text{ to quadword integer} \\
\text{adds}[s|d] \quad s, d & \quad d = d + s \\
\text{subs}[s|d] \quad s, d & \quad d = d - s \\
\text{mulss}[s|d] \quad s, d & \quad d = d \ast s \\
\text{divss}[s|d] \quad s, d & \quad d = d/s \\
\text{maxss}[s|d] \quad s, d & \quad d = \text{max}(d, s) \text{ (maximum)} \\
\text{minss}[s|d] \quad s, d & \quad d = \text{min}(d, s) \text{ (minimum)} \\
\text{sqrtss}[s|d] \quad s, d & \quad d = \sqrt{s} \text{ (square root)} \\
\text{ucomiss}[s|d] \quad s, r & \quad \text{set condition codes based on comparison } s_1 - s_2
\end{align*}
\]

Note that the \( \text{ucomiss}[s|d] \) instructions perform signed comparison (floats are always signed), but the result should be tested using the \textit{unsigned} condition suffixes \( (a, ae, b, be) \).


Calling Conventions

This section describes the C calling convention adopted by linux and GNU tools for the x86-64. Although we could, in principle, use any calling convention we like for calling non-C functions, in practice it is easiest to stick to this one.

Integer arguments (up to the first six) are passed in registers, namely: %rdi, %rsi, %rdx, %rcx, %r8, %r9. Additional arguments, if needed, are passed in stack slots immediately above the return address.

An integer-valued function returns its result in %rax.

Registers %rbx, %rbp, %r12, %r13, %r14, %r15 are callee-save; that is, the callee is responsible for making sure that the values in these registers are the same at exit as they were on entry. Use of %rbp as a frame pointer by the callee is optional. The remaining registers are caller-save; that is, the callee can do what it likes with them, so if the caller wants to preserve their values across calls, it must do so itself.

Floating arguments (up to 8) are passed in SSE registers %xmm0, %xmm1, ..., %xmm7. Additional arguments, if needed, are passed in stack slots. When calling a function that takes a variable number of arguments (notably printf) or lacks a prototype, byte register %al must be set before the call to indicate how many of the %xmm registers are used. A floating point return value is returned in %xmm0. All the %xmm registers are caller-save.
Any arguments passed on the stack are pushed in reverse (right-to-left) order. Each argument is 8-byte aligned. Moreover, the value (%rsp+8) must always be 16-byte aligned when control is transferred to a function entry point. (System libraries rely on this invariant, and calls to them may crash if it is not obeyed.)

Normally, functions enlarge their stack frame to contain local data and saved registers by adjusting %rsp, either all at once or by a sequence of pushq operations. However, it is always permissable to write to the 128-byte area immediately below %rsp, the so-called “red zone.” This permits functions to write a small amount of local data without having to adjust %rsp at all. All values in stack frames should be aligned to their size (e.g. 8-byte values on 8-byte boundaries).