



On Exploring Algorithm Performance Between Von-Neumann and VLSI Custom-Logic Computing Architectures

Tiffany M. Mintz
James P. Davis, Ph.D.



VLSI Systems Design Lab
Computer Science and Engineering

UNIVERSITY OF
SOUTH CAROLINA



Statement of Research


- Explore the differences between microprocessor-based, and custom-VLSI logic-based, computing system models .
- Compare the difference in execution between microprocessor computing and custom logic computing architectures, using a set of benchmark algorithms.
- Write/select assembler programs that execute on a standard microprocessor (the Motorola 68000), and create corresponding custom logic architectures and designs for these same algorithms using an appropriate VLSI design method.
- Examine the differences in algorithmic processing between the two classes of computing architectures.
- Draw conclusions about the nature of algorithm processing between the two computing architecture models—the “old” and the “new”.

VLSI Systems Design Lab
Computer Science and Engineering

UNIVERSITY OF
SOUTH CAROLINA



Microprocessors vs. Custom Logic Computing Systems




- A microprocessor is itself built from custom-designed VLSI logic, yet its programming model is based on the “fetch, decode, execute” paradigm pioneered by Dr. John Von Neumann almost 50 years ago. All standard microprocessor-based computer architectures are still built around this model.
- An application-specific custom VLSI computing system is not limited by the Von Neumann “bottleneck”, as its control and data processing is inherently parallel, and its functions are distributed optimally across the VLSI device.



Algorithms and Architectures for Computing


Algorithms map onto different architectures over a continuum of design choices.






General Microprocessor Architecture

- A microprocessor architecture is based on the “fetch, decode, execute” cycle, that loops repeatedly.
- Applications exist as programs, loaded into memory along with required data.
- Program instructions are sequentially processed by the processor.
- The resources for all programs are shared, but dedicated to a specific executing program while running.




General Model of VLSI Architecture



Control Units	Data Path Units
Modeled using Finite State Machine (FSM) model.	Modeled using Register-Transfer (RTL) model.
Defines clock-based sequencing of distributed actions in data path, or of those occurring external to the block.	Defines both synchronous and asynchronous transformations of data moving through the block. Data operations are distributed, with fine-grained parallelism.




Mapping Algorithms to VLSI Architecture



- **Create Ordered Sequence of Operations.**
 - Starting with Control Flow Graph (CFG) – If you are starting with the structure of an algorithm, such as from a block of C code, you can follow the structure of the algorithm as a basis for creating an ASM chart.
 - Starting with Data Flow Graph (CFG).
- **Overlay Operation Sequence onto Control Structure.**
- **Add Hardware Semantics.**
 - Quickly create a design model (correct by construction).
 - Create signal/bus declarations using Bus Table.
 - Draw the flow-chart description of the state machine.
 - Annotate states, conditions, cases, conditional output objects with RTN expressions (using assertions, assignments and macro-function assignments).
 - Define clocks, resets, and other synchronous/asynchronous event signaling.
 - Verify the Model (using digital cycle-based Simulator).



Exploring a VLSI Systems Architecture




- **Process starts with abstract description of algorithmic behavior written in C or some other language, with no timing info.**
 - Task #1: Compile source code into intermediate format, for example, control-flow graph, dataflow graph.
 - Task #2: schedule data operations to occur on specific control cycles, determined by clocking.
 - Task #3: allocate data operations to RTL components implied by use of language operators $\langle +, -, *, \dots \rangle$.
 - Task #4: bind specific operations to individual RTL components, to construct complete circuit topology.

- **We look for efficient architectures that speed up computation with minimal use of resources. This involves trading off speed versus resource usage.**



VLSI Systems Modeling-1




Components of FSM Model

- State registers, input synchronization registers (optional) and output filter registers (optional).
- Next state decoding logic, and output decoding logic - combinational logic blocks.
- Input signals to the state machine, which are inputs to the next state and output decoding logic blocks (could be synchronized to clock with input registers).
- Next state information, which is generated as a result of input/next state decoding logic.
- Present state information, output from the state registers, which is fed back as an input to both next state and output decoding logic blocks.
- Outputs from the state machine - either generated synchronously from the output of the state registers (also used as present state information), or asynchronously as output of the output decoding logic block (which takes input and present state information to produce outputs). Could be filtered using output registers to eliminate possible signal transients.



VLSI Systems Modeling-2




- Use of memory elements in the data path to store signal values.
 - Purpose is to synchronize the behavior of complex circuits.
 - Benefits of circuit synchronization:
 - Eliminate unpredictability of output behavior due to timing skew.
 - Create signal stability, as they must have stable values for certain period of time.
 - Better isolate signals from noise transients.
- Use of memory to create complex control structures.
 - Controller sequences operations in the data path.
 - The sequencing is modeled as a finite state machine, represented as a graph structure.



The Algorithmic State Machine (ASM) Chart

Captures both the control path and data path design in a single design representation. It is used to model custom logic architecture.




Benchmarking the Architecture Models

- **Using a 68000 microprocessor:**
 - A well-understood CPU model, as the micro is now 20 years old.
 - Used in CSCE 313 class for embedded systems design.
 - Select a set of baseline programs representing standard algorithms that have been studied in the past.
 - Using the cycle counts for each instruction, tally up the total cycles for the program, given the initial data elements defined for the benchmark programs (cf. MacKenzie, 1995).
- **Using the ASM design method:**
 - A well-understood custom logic design method, having been used for almost 30 years.
 - Used in CSCE 491, 611 classes for custom logic VLSI design.
 - Follow the same program algorithms, using RTL macro operations in place of 68000 instructions, yet inserting scheduling and clocking for synchronization.
 - Count the number of discrete states visited during the logic execution, given the same data elements defined for the baseline programs.



Counting Cycles in Custom Logic

Using the graphical view of the simulator waveform display, we can easily count the cycles required to execute an algorithm in a given VLSI architecture.



VLSI Systems Design Lab
Computer Science and Engineering

UNIVERSITY OF
SOUTH CAROLINA



Benchmark Cycle Count Comparison

Benchmark	Clock Cycles CPU	Clock Cycles Custom Logic
NEG2: counting negative numbers in a sequence.	194	15
ASCBIN: converting ASCII string into equivalent binary number.	882	24
SORT: bubble sorting elements in a sequence.	782	35
SQRT: taking the square root of an unsigned integer.	1376	36

Benchmark Source: MacKenzie, © Prentice-Hall Publishers, Inc., 1995.

Note: lower is better!

VLSI Systems Design Lab
Computer Science and Engineering

UNIVERSITY OF
SOUTH CAROLINA



The NEG2 Benchmark - 68K

The screenshot shows the WISM68 Windows MC 68000 Simulator interface. It includes three main windows:

- Assembly Editor - NEG2.asm:** Contains assembly code for the NEG2 benchmark. Key instructions include:


```

      * NEG2.SRC
      *
      CODE EQU $8000 ;program starts at $8000
      DATA EQU $9000 ;data starts at $9000
      *
      ORG CODE ;program at $8000
      NEG2 MOVEA.L #DATA,A0
      MOVE.B (A0)+,D0 ;use D0 as counter
      CLR.B (A0)+ ;clear RESULT
      MOVEA.L (A0),A1 ;A1 points to numbers
      LOOP TST.B (A1)+ ;test number
      BPL.S SKIP ;negative?
      ADDQ.B #1,-(A0) ;yes: increment RESULT
      SUBQ.B #1,D0 ;no: decrement counter
      BNE LOOP ;repeat until count = 0
      TRAP #14
      *
      * Use DC directives to initialize RAM
      *
      ORG DATA ;data at $9000
      LENGTH DC.B 4
      RESULT DC.B 0
      START DC.L $9040
      *
      ORG $9040
      DC.B $25,$80,$7F,$55
      END NEG2
      
```
- Disassembly:** Shows the disassembled code corresponding to the assembly source, with addresses from 00008000 to 00008032.
- CPU Registers:** Displays the state of registers D0-D7, A0-A7, PC, USP, and SSP. The PC register is highlighted at 00008000, pointing to the instruction `MOVEA.L #00009000,A0`.



The NEG2 Benchmark - ASM

The screenshot shows the flowHDL software interface for the NEG2 benchmark. It includes a behavioral flowchart and a data matrix table.

Flowchart: The flowchart starts with a clock signal `CLK (rising)` and a reset signal `RES P: 1`. The process begins with `Code`, followed by `Init` (initializing `D0[7:0]` to `Length` and `A1[7:0]` to `Data[Start]`), `Input_Setup` (initializing `D0` to `DECRC(D0)`, `Start` to `INCRNC(Start)`, and `Sign_bit` to `A1[7]`), and `Wait_1` (waiting until `A1[7:0]` equals `Data[Start]`). A decision diamond checks `Sign_bit`. If 0, it goes to `INCR_Count` (incrementing `Count`), then to another decision diamond `D0 <= '0'`. If 1, it goes to `Finish` (setting `Result <- Count`). If 0, it loops back to `INCR_Count`.

Data - Matrix Table: A table showing the data values at various memory addresses:

ADDRESS	DATA (Hexadecimal)
0000 : 0003	25 80 7F 55
0004 : 0007	U U U U
0008 : 000B	U U U U
000C : 000F	U U U U
0010 : 0013	U U U U
0014 : 0017	U U U U
0018 : 001B	U U U U
001C : 001F	U U U U
0020 : 0023	U U U U
0024 : 0027	U U U U
0028 : 002B	U U U U
002C : 002F	U U U U
0030 : 0033	U U U U
0034 : 0037	U U U U
0038 : 003B	U U U U
003C : 003F	U U U U
0040 : 0043	U U U U
0044 : 0047	U U U U
0048 : 004B	U U U U



The ASCBIN Benchmark - 68K

WISM68 - Windows MC68000 Simulator

Assembly Editor - ASCBIN-030424.asm

```

*****
* ASCBIN.SRC
*****
CODE EQU $8000 ;start at $8000
DATA EQU $9000 ;data starts at $9000

ASCBIN ORG CODE ;program at $8000
        MOVEA.L #STRING,A0
        CLR.W D6
        CLR.L D4 ;D4 holds ASCII char.
        MOVE.W #10,D5 ;D5 = 10 (always)
LOOP    MOVE.B (A0),D4 ;get character
        BEQ.S DONE ;if null, done
        MULU D5,D6 ;if not, old x 10
        ANDL.B #$0F,D4 ;reduce new to BCD
        ADD.L D4,D6 ;add new to old
        BRA LOOP ;repeat
DONE   MOVEA.L #RESULT,A1 ;save result
        TRAP #14

* Use DC directives to initialize RAM
*
RESULT ORG DATA ;data at $9000
DC.W 0
STRING DC.B '0','0','0','7','6','8','3',0
EHD
Source: MacKenzie, © Prentice-Hall Publishers, Inc., 1995.

```

Disassembly

```

Disassemble from: 00008000 <-PC
00008000: MOVEA.L #$00009002,A0
00008006: CLR.W D6
00008008: CLR.L D4
0000800A: MOVE.W #$000A,D5
0000800E: MOVE.B (A0),D4
00008010: BEQ.S ;+$12 ;$00008022
00008012: MULU.W D5,D6
00008014: ANDL.B #$0F,D4
00008018: ADD.L D4,D6
0000801A: BRA.S ;-$0C ;$0000800E
0000801C: MOVEA.L #$00009000,A1
00008022: MOVE.W D6,(A1)
00008024: TRAP #14
00008026: ORI.B #$00,D0
0000802A: ORI.R #$0A,D0

```

CPU Registers

Registers

D0: 00000000 D1: 00000000 D2: 00000000 D3: 00000000
D4: 00000000 D5: 00000000 D6: 00000000 D7: 00000000
A0: 00000000 A1: 00000000 A2: 00000000 A3: 00000000
A4: 00000000 A5: 00000000 A6: 00000000 A7: 00000000

PC/Stack Pointers

PC: 00008000 -> MOVEA.L #\$00009002,A0
USP: 00000000 SSP: 00 00000000
SSE: 00000000 08 00000000
10 00000000

Processor Ready

VLSI Systems Design Lab
Computer Science and Engineering

UNIVERSITY OF
SOUTH CAROLINA



The ASCBIN Benchmark - ASM

flowHDL - Research_ASCBIN-030423.flo - ASC

String - Matrix Table - Research_ASCBIN-030423.mem

format

ADDRESS	DATA (Hexadecimal)
0000 : 0003	30 30 30 37
0004 : 0007	36 38 33 0
0008 : 000B	0 0 0 0
000C : 000F	0 0 0 0
0010 : 0013	0 0 0 0
0014 : 0017	0 0 0 0
0018 : 001B	0 0 0 0
001C : 001F	0 0 0 0
0020 : 0023	0 0 0 0
0024 : 0027	0 0 0 0
0028 : 002B	0 0 0 0
002C : 002F	0 0 0 0
0030 : 0033	0 0 0 0
0034 : 0037	0 0 0 0

ASC Bin Thread Type: Model

```

graph TD
    Init[Init] --> GetChar[Get_char]
    GetChar --> Decision{ASCII_Char = '0'}
    Decision -- 1 --> Finish[Finish]
    Decision -- 0 --> Convert[Convert]
    Convert --> AddResult[Add_Result]
    AddResult --> GetChar

```

Left button - Toggle Select Object Left button press and drag - Refine selection box

VLSI Systems Design Lab
Computer Science and Engineering

UNIVERSITY OF
SOUTH CAROLINA



The SORT Benchmark - 68K

```


SORT.lst - WordPad
File Edit View Insert Format Help
[Icons]
h0000000 1 *****
00000000 2 * SORT.SRC *
00000000 3 *****
00000000 =00008000 4 CODE EQU $8000 ;program starts at $8000
00000000 =00009000 5 DATA EQU $9000 ;data starts at $9000
00000000 6
00008000 7 ORG CODE ;program at $8000
00008000 207C 00009000 8 MOVEA.L #BYTES, A0
00008006 3E3C 0004 9 MOVE.W #COUNT-1, D7
0000800A 6102 10 BSR.S SORT
0000800C 4E4E 11 TRAP #14
0000800E 12
0000800E 13 *****
0000800E 14 * SORT ascending SORT of 8-bit signed bytes *
0000800E 15 *
0000800E 16 * ENTER A0 = address of list *
0000800E 17 * D7 = length of list *
0000800E 18 *****
0000800E 2248 19 SORT MOVEA.L A0, A1 ;save pointer
00008010 2049 20 LOOP2 MOVEA.L A1, A0 ;reset pointer
00008012 4245 21 CLR.W D5 ;use D5 as SWAP flag
00008014 5347 22 SUB.W #1, D7 ;number of comparisons
00008016 3C07 23 MOVE.W D7, D6 ;use D6 within loop
00008018 1818 24 LOOP MOVE.B (A0)+, D4 ;get first byte
0000801A B810 25 CMP.B (A0), D4 ;compare with next
0000801C 6F08 26 BLE.S SKIP ;if 1st bigger, swap
0000801E 1150 FFFF 27 MOVE.B (A0), -1(A0) ;...put 2nd into 1st
00008022 1084 28 MOVE.B D4, (A0) ;...put 1st into 2nd
00008024 5245 29 ADDQ.W #1, D5 ;set SWAP flag
00008026 31CE FFF0 30 SKIP DBRA D6, LOOP ;if last comparison,
0000802A 4A45 31 TEST.W D5 ;any bytes swapped?
0000802C 6E2 32 BNE.S LOOP2 ;yes: repeat
0000802E 4E75 33 DONE RTS ;no: done
00008030 34 *
00008030 35 * Use DC directives to initialize RAM
00008030 36 *
00009000 37 ORG DATA ;data at $9000
00009000 05 08 02 FF 07 38 BYTES DC.B 5,8,2,-1,7
00009005 =00000005 39 COUNT EQU *-BYTES
00009005 40 END SORT

No errors detected
No warnings generated
Source: MacKenzie, © Prentice-Hall Publishers, Inc., 1995.
For Help, press F1

```



The SORT Benchmark - ASM






The SQRT Benchmark - 68K

The screenshot shows the WISM68 simulator with two windows: 'Assembly Editor - SQRT.asm' and 'Disassembly'. The assembly editor displays the source code for the SQRT benchmark, including comments and instructions like ORG, MOVE.L, BSR.S, TRAP, calculate, ENTER, EXIT, MOVEM.L, LSR.W, DIUW, MOVE.W, SUB.W, BEQ.S, CHPI.W, BEQ.S, CHPI.W, BEQ.S, ADD.W, LSR.W, BRA, MOVEM.L, RTS, and END. The disassembly window shows the corresponding machine code instructions and their addresses. A status bar at the bottom indicates 'Processor Ready' and 'No errors detected'.




The SQRT Benchmark - ASM






Comparing Cycle Counts - NEG2



Using the MacKenzie benchmark data set of N=4 elements, we look at two pieces of information: (1) what is the difference in the cycle counts between the different computing architecture styles; and, (2) what is the rate of change in cycle counts if we increased the number of negative elements in the sequence of length N that we needed to add to the running count.



Comparing Cycle Counts - NEG2



Extending the original benchmark scope with N=8k elements, we look at the two questions again: (1) what is the cycle count difference between the microprocessor and custom logic executions; and, (2) what rate of change in cycle counts occurs as we increase the number of negative elements in the sequence as a percentage of the total elements.



Comparing Complexity - NEG2


Benchmark	Reference	Number of Elements Being Processed (N)										
		Size1	Size2	Size3	Size4	Size5	Size6	Size7	Size8	Size9	Size10	
NEG2	Fig E, p. 135	factor=2**2	factor=2**4	factor=2**8	factor=2**16	factor=2**32	factor=2**64	factor=2**128	factor=2**256	factor=2**512	factor=2**1024	
Count Negative Numbers in a List	N =	4	16	64	256	1024	8192	65536	1048576	16777216	268435456	
	%Neg Elements(NE) =	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	
	%Neg Elements(NE) =	10.00%	10.00%	10.00%	10.00%	10.00%	10.00%	10.00%	10.00%	10.00%	10.00%	
	%Neg Elements(NE) =	25.00%	25.00%	25.00%	25.00%	25.00%	25.00%	25.00%	25.00%	25.00%	25.00%	
	%Neg Elements(NE) =	75.00%	75.00%	75.00%	75.00%	75.00%	75.00%	75.00%	75.00%	75.00%	75.00%	
	%Neg Elements(NE) =	90.00%	90.00%	90.00%	90.00%	90.00%	90.00%	90.00%	90.00%	90.00%	90.00%	
	%Neg Elements(NE) =	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%	
M68K Instruction Benchmark												
Negative Numbers in List												
	Tc = $68 + 18*N + 10*(1-NE) + 24*NE$ cycles											
	Tc =	0.00%	180.0	516.0	1,860.0	7,236.0	28,740.0	229,444.0	1,835,076.0	29,360,196.0	469,762,116.0	7,516,192,836.0
	0.00%	185.6	538.4	1,949.6	7,594.4	30,173.6	240,912.8	1,926,826.4	30,828,202.4	493,250,218.4	7,892,002,474.4	
	25.00%	194.0	572.0	2,084.0	8,132.0	32,324.0	258,116.0	2,064,452.0	33,030,212.0	528,482,372.0	8,455,716,932.0	
	75.00%	222.0	684.0	2,532.0	9,924.0	39,492.0	315,460.0	2,523,204.0	40,370,244.0	645,822,884.0	10,334,765,124.0	
	90.00%	230.4	717.6	2,666.4	10,461.6	41,642.4	332,663.2	2,660,829.6	42,572,253.6	681,155,037.6	10,898,479,581.6	
	100.00%	236.0	740.0	2,756.0	10,820.0	43,076.0	344,132.0	2,752,580.0	44,040,260.0	704,643,140.0	11,274,289,220.0	
ASM Model Benchmark												
Negative Numbers in List												
	Tc = $2 + N(2 + NE(1)) + 1$ cycles											
	Tc =	0.00%	11.0	35.0	131.0	515.0	2,051.0	16,387.0	131,075.0	2,097,155.0	33,554,435.0	536,870,915.0
	10.00%	11.4	36.6	137.4	540.6	2,153.4	17,206.2	137,628.6	2,202,012.6	35,232,156.6	563,714,460.6	
	25.00%	12.0	39.0	147.0	579.0	2,307.0	18,435.0	147,459.0	2,359,299.0	37,748,739.0	603,979,779.0	
	75.00%	14.0	47.0	179.0	707.0	2,819.0	22,531.0	180,227.0	2,883,587.0	46,137,347.0	738,197,507.0	
	90.00%	14.6	49.4	188.6	745.4	2,972.6	23,759.8	190,057.4	3,040,873.4	48,653,929.4	778,462,825.4	
	100.00%	15.0	51.0	195.0	771.0	3,075.0	24,579.0	196,611.0	3,145,731.0	50,331,651.0	805,306,371.0	

Extending the original benchmark scope yet again by varying N, we look at the two questions: (1) what is the cycle count difference between the microprocessor and custom logic executions as N increases; and, (2) what rate of change in cycle counts occur as we increase the number of negative elements in the sequence as a percentage of the total elements while N grows? Does % Neg Elements matter?





Comparing Complexity- NEG2

What we learned: (1) the custom logic architecture is an order of magnitude more efficient, in terms of number of clock cycles, in performing the same computational task, (2) this ratio is consistent as N grows large, but (3) the "number of probes" of the list (represented by % of negatives for NEG2) does not seem to be a relevant metric of complexity for this algorithm.



What we have yet to calculate: (1) the actual time to perform the task, given some clock frequencies for the microprocessor and the custom logic device, (2) the computational throughput (calculations per unit time), which can be affected by pipelining of data operations, CPU instruction caching, etc.





Future Work

- Extend the scope of coverage to incorporate time complexity analysis of the other benchmarks, to see what happens to computation with both architecture models as N grows large, and as we increase the number of “probe points” in the data set at each value of N .
- Examine the time complexity characteristics $O(n)$, $\Omega(n)$ and other identified metrics for VLSI custom logic architectures in other benchmarks that have different algorithmic control structures.
- Modify the custom logic models by exploiting inherent parallelism afforded by VLSI device structure. Here, we might exploit parallelism & pipelining to increase performance of the VLSI design, by changing the “shape” of the algorithm.
- Explore more generally how time complexity and other characteristics are affected by different architecture topologies for various standard algorithms in both models.



References

- I. S. MacKenzie, *The 68000 Microprocessor*, Prentice-Hall Publishers, Inc., 1995.
- A. Tanenbaum, *Structured Computer Organization*, 4th ed., Prentice-Hall Publishers, Inc., 1999.
- *flowHDL Reference Manual*, Knowledge Based Silicon Corporation, 1996.
- Buell, D. A., Davis, J. P., and G. Quan, "Reconfigurable Computing Applied to Problems in Communications Security", in *Proceedings MAPLD-2002 Military Applications of Programmable Logic Devices*, Advanced Physics Laboratory, Johns Hopkins University, 2002.
- Davis, J., Nagarkar, S., and J. Mathewes, "High-level Design of On-Chip Systems for Integrated Control and Data Path Applications", *Proceedings Design SuperCon 1996 On-chip System Design Conference*, Hewlett Packard Company & Integrated Systems Design Magazine, 1996.
- D. Wood, *Data Structures, Algorithms, and Performance*, Addison Wesley Publishing Co., Inc., 1993.
- B. Codenotti and M. Leoncini, *Introduction to Parallel Processing*, Addison-Wesley Publishing Co., Inc., 1993.
- M. A. Weiss, *Data Structures and Algorithm Analysis in C*, Benjamin/Cummings Publishing Co., Inc., 1993.
- L. Banachowski, A. Kreczmar and W. Rytter, *Analysis of Algorithms and Data Structures*, Addison-Wesley Publishing Co., Inc., 1991.