



University of
Massachusetts
Amherst

Introduction to Electrical and Computer Engineering
Engin112 – Lecture 35

Control Logic

Maciej Ciesielski
Department of Electrical and Computer Engineering
12/06/06

Recap from last lecture

- **Programmable logic**
 - Register Transfer Level (RTL) design
 - Algorithmic State Machine ASM
- **Today's lecture**
 - Algorithmic State Machine (ASM)
 - » Datapath design
 - » Control design
 - Example: sequential multiplier design

Verilog Hints

Compilation errors

- **READ** error messages !!
- Watch for the first error message, other errors often depend on the 1st one

Logical errors, eg. Lab5 (TLC) code:

- You intended to have:
 - » $HG = 1$ if state is $(S0 \text{ OR } S1 \text{ OR } S2)$
- You wrote:
 - » `assign HG = (state == S0 | S1 | S2);` // compiles OK, but is this correct?
 - » NO: check the value of $(S0 | S1 | S2)$
 - Eg. If $S0 = 000$, $S1 = 001$, $S2 = 010$, then $S0 | S1 | S2 = \dots\dots\dots$
 - Is this what you wanted? When is $HG=1$?
- Correct code (do you see the difference?):
 - » `assign HG = (state == S0) | (state == S1) | (state == S2);`

1 OR 1 OR 1

Separation of Control and Data


Data processing path (Datapath)

- Processes data, discrete elements of information
- Part of the system, which operates on data
 - » Registers, adders, comparators, ALU, etc.
 - » Well structured, design well understood
 - » Common to many systems, implemented with standard components

Control logic


- Part of the system which controls datapath
 - » Provides command signals
 - » Much smaller than datapath
 - » Unique to every ckt
 - » Requires custom design

Control and datapath:



Algorithmic State Machines (ASM)

- **Control logic**
 - Controls sequence of operations in the datapath
 - » E.g., triggers transfer of register value followed by addition
 - Sequential circuit with different control states
- **Representation of control logic:**
 - “Algorithmic State Machine” (ASM)
- **ASM flow chart describes sequence of events**
 - Contains “state box,” “decision box,” and “conditional box”



12/06/06

Engin 112 - Intro to ECE

5

ASM Block

- **State boxes form state diagram:**
-
- The state diagram shows four states: 001, 010, 011, and 100. Transitions are labeled with conditions: $EF = 00$ from 001 to 010, $EF = 01$ from 001 to 011, and $E = 1$ from 001 to 100.
- The ASM block diagram shows the internal logic for these states:
- State T_1 (001):** A state box containing the operation $A \leftarrow A + 1$.
 - Decision E :** A diamond box following the T_1 state box.
 - If $E = 0$, it branches to state T_2 (010).
 - If $E = 1$, it branches to state T_4 (100).
 - State T_2 (010):** A state box containing a decision F .
 - Decision F :** A diamond box following the T_2 state box.
 - If $F = 0$, it branches to state T_3 (011).
 - If $F = 1$, it branches to state T_4 (100).
 - State T_4 (100):** A state box containing the operation $R \leftarrow 0$.

12/06/06

Engin 112 - Intro to ECE

6

Design Example – binary multiplier


- Example:

- 10111×10011
 - » $B = 10111 = 23_{10}$ multiplicand
 - » $Q = 10011 = 19_{10}$ multiplier

10111	
10011	
10111	
10111	
00000	
00000	
10111	
0110110101	$= 437_{10}$

Multiplier Operation

- Design of a sequential multiplier
- Block diagram:
 - How does it work?



Multiplier Operation

- Initialization:


- Load Multiplicand into B
- Load Multiplier into Q
- Load number of bits n into P

- Start:

- Multiplication begins when $S=1$

- Each step:

- If Q_0 (LSB in Q) is 1 then $A \leftarrow A + B$
- Shift right CAQ , $C \leftarrow 0$



- Control logic activates all functions at the right time



12/06/06

Engin 112 - Intro to ECE

9

Multiplier ASM

- ASM representation of multiplier?




12/06/06

Engin 112 - Intro to ECE

10

Multiplier Control Operation

- Example:
 - 10111×10011
 - $B = 10111$
 - $Q = 10011$
- Control steps:
 - Start
 - » $S=1$
 - Initialization
 - » $A \leftarrow 0$
 - » $C \leftarrow 0$
 - » $P \leftarrow 5$
 - Multiplication



12/06/06



Engin 112 - Intro to ECE

11

Multiplier Control Operation

	C	A	Q	P
After initialization	0	00000	10011	5
dec P; $Q_0=1$; add B		B = 10111		
1 st partial product	0	10111	10011	4
shift right CAQ	0	01011	1 1001	
dec P; $Q_0=1$; add B		10111		
2 nd partial product	1	00010	1 1001	3
shift right CAQ	0	10001	01 100	
dec P; $Q_0=0$		no add		
3 rd partial product	0	10001	01 100	2
shift right CAQ	0	01000	101 10	
dec P; $Q_0=0$		no add		
4 th partial product	0	01000	101 10	1
shift right CAQ	0	00100	0101 1	
dec P; $Q_0=1$; add B		10111		
5 th partial product	0	11011	0101 1	0
shift right CAQ	0	01101	10101	
P=0 stops multiplier		01101	10101	

Result = 0110110101





12/06/06

Engin 112 - Intro to ECE

12

Multiplier State Diagram

State diagram representation of ASM



RTL operations:

- T_0 : initial state
- T_1 : $A \leftarrow 0, C \leftarrow 0, P \leftarrow 0$
- T_2 : $P \leftarrow P - 1$
if ($Q_0=1$) then
 $(A \leftarrow A+B, C \leftarrow Cout)$
- T_3 : shift right $CAQ, C \leftarrow 0$


12/06/06

Engin 112 - Intro to ECE

13

Control Logic Design

Control logic for multiplier:



- L denotes if addition is performed
- $T_0 - T_3$ control the operations according to RTL specification

Control logic design

- State assignment: binary
 - » Conventional combinatorial circuit design
- State assignment: one-hot (only one bit is high)
 - » Direct translation from state diagram

12/06/06

Engin 112 - Intro to ECE

14

Multiplier Control Logic

- Binary coded state assignment

Current state		Input		Next state		Outputs			
G_1	G_0	S	Z	G_1	G_0	T_0	T_1	T_2	T_3
0	0	0	X	0	0	1	0	0	0
0	0	1	X	0	1	1	0	0	0
0	1	X	X	1	0	0	1	0	0
1	0	X	X	1	1	0	0	1	0
1	1	X	0	1	0	0	0	0	1
1	1	X	1	0	0	0	0	0	1


- State transition 01 → 10 and 01 → 11 independent of input
- Output is basically decoding of binary state coding

- D flip-flop input equations:

- $D_{G_1} = T_1 + T_2 + T_3 Z'$
- $D_{G_0} = T_0 S + T_2$


Multiplier Control Logic

- Binary coded states



Multiplier Control Logic

- Binary coding of states can yield complex circuits
 - Multiplier example works nicely because of in-order transition of state
- Alternate approach: one-hot coding
 - One flip-flop per state
 - Current state indicated by single 1
 - State transitions achieved by "passing the 1"
- Direct translation of state diagram!



- Incoming arrows on state diagram determine input logic
- $D_{T_0} = T_0S' + T_3Z$; $D_{T_1} = T_0S$; $D_{T_2} = T_1 + T_3Z'$; $D_{T_3} = T_2$


12/06/06

Engin 112 - Intro to ECE

17

Multiplier Control Logic

- One-hot coded states
 - One FF per state




12/06/06

Engin 112 - Intro to ECE

18

Automated Design

- RTL-based design is automated (synthesis & verification tools)



12/06/06

Engin 112 - Intro to ECE

19

Homework

- Read Mano
 - 8-8

12/06/06

Engin 112 - Intro to ECE

20